Product Order Technical Tools & Support &

Folder Now Documents Software Community

DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

DRV8871 3.6-A Brushed DC Motor Driver With Internal Current Sense (PWM Control)
1 Features 3 Description
1• H-Bridge Motor Driver The DRV8871 device is a brushed-DC motor driver
for printers, appliances, industrial equipment, and
– Drives One DC Motor, One Winding of a other small machines. Two logic inputs control the H-
Stepper Motor, or Other Loads bridge driver, which consists of four N-channel
• Wide 6.5-V to 45-V Operating Voltage MOSFETs that can control motors bidirectionally with
• 565-mΩ Typical RDS(on) (HS + LS) up to 3.6-A peak current. The inputs can be pulse-
width modulated (PWM) to control motor speed, using
• 3.6-A Peak Current Drive a choice of current-decay modes. Setting both inputs
• PWM Control Interface low enters a low-power sleep mode.
• Current Regulation Without a Sense Resistor The DRV8871 device has advanced current-
• Low-Power Sleep Mode regulation circuitry that does not use an analog
• Small Package and Footprint voltage reference or external sense resistor. This
novel solution uses a standard low-cost, low-power
– 8-Pin HSOP With PowerPAD™
resistor to set the current threshold. The ability to limit
– 4.9 × 6 mm current to a known level can significantly reduce the
• Integrated Protection Features system power requirements and bulk capacitance
– VM Undervoltage Lockout (UVLO) needed to maintain stable voltage, especially for
motor startup and stall conditions.
– Overcurrent Protection (OCP)
The device is fully protected from faults and short
– Thermal Shutdown (TSD)
circuits, including undervoltage (UVLO), overcurrent
– Automatic Fault Recovery (OCP), and overtemperature (TSD). When the fault
condition is removed, the device automatically
2 Applications resumes normal operation.
• Printers (1)
Device Information
• Appliances
PART NUMBER PACKAGE BODY SIZE (NOM)
• Industrial Equipment DRV8871 HSOP (8) 4.90 mm × 6.00 mm
• Other Mechatronic Applications
(1) For all available packages, see the orderable addendum at
the end of the data sheet.

Simplified Schematic Peak Current Regulation

6.5 to 45 V

DRV8871
IN1
3.6 A
Controller IN2
Brushed DC
Motor Driver BDC
Current
ILIM Sense and
Regulation
Fault
Protection

Copyright © 2017, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

Table of Contents
1 Features .................................................................. 1 8.1 Application Information............................................ 11
2 Applications ........................................................... 1 8.2 Typical Application ................................................. 11
3 Description ............................................................. 1 9 Power Supply Recommendations...................... 14
4 Revision History..................................................... 2 9.1 Bulk Capacitance .................................................... 14
5 Pin Configuration and Functions ......................... 3 10 Layout................................................................... 15
10.1 Layout Guidelines ................................................. 15
6 Specifications......................................................... 3
10.2 Layout Example .................................................... 15
6.1 Absolute Maximum Ratings ...................................... 3
10.3 Thermal Considerations ........................................ 15
6.2 ESD Ratings.............................................................. 3
10.4 Power Dissipation ................................................. 15
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information .................................................. 4 11 Device and Documentation Support ................. 17
6.5 Electrical Characteristics........................................... 5 11.1 Documentation Support ........................................ 17
6.6 Typical Characteristics .............................................. 6 11.2 Receiving Notification of Documentation Updates 17
11.3 Community Resources.......................................... 17
7 Detailed Description .............................................. 7
11.4 Trademarks ........................................................... 17
7.1 Overview ................................................................... 7
11.5 Electrostatic Discharge Caution ............................ 17
7.2 Functional Block Diagram ......................................... 7
11.6 Glossary ................................................................ 17
7.3 Feature Description................................................... 8
7.4 Device Functional Modes........................................ 10 12 Mechanical, Packaging, and Orderable
Information ........................................................... 17
8 Application and Implementation ........................ 11

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2016) to Revision B Page

• Deleted the power supply voltage ramp rate (VM) parameter from the Absolute Maximum Ratings table .......................... 3
• Added the output current parameter to the Absolute Maximum Ratings table ...................................................................... 3
• Added the Receiving Notification of Documentation Updates section ................................................................................ 17

Changes from Original (August 2015) to Revision A Page

• Updated the ƒPWM max value and added a note .................................................................................................................... 4

• Removed the redundant TA condition and added ƒPWM = 24 kHz .......................................................................................... 5
• Added more information to clarify how the max RMS current varies for different applications ........................................... 12

2 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

5 Pin Configuration and Functions

DDA Package
8-Pin HSOP
Top View

GND 1 8 OUT2

IN2 2 7 PGND
Thermal
IN1 3 Pad 6 OUT1

ILIM 4 5 VM

Pin Functions
PIN
TYPE DESCRIPTION
NAME NO.
GND 1 PWR Logic ground Connect to board ground
ILIM 4 I Current limit control Connect a resistor to ground to set the current chopping threshold
IN1 3
I Logic inputs Controls the H-bridge output. Has internal pulldowns (see Table 1).
IN2 2
OUT1 6
O H-bridge output Connect directly to the motor or other inductive load.
OUT2 8
PGND 7 PWR High-current ground path Connect to board ground.
6.5-V to 45-V power Connect a 0.1-µF bypass capacitor to ground, as well as sufficient
VM 5 PWR
supply bulk capacitance, rated for the VM voltage.
Connect to board ground. For good thermal dissipation, use large
PAD — — Thermal pad ground planes on multiple layers, and multiple nearby vias
connecting those planes.

6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Power supply voltage (VM) –0.3 50 V
Logic input voltage (IN1, IN2) –0.3 7 V
Continuous phase node pin voltage (OUT1, OUT2) –0.7 VM + 0.7 V
Output current (100% duty cycle) 0 3.5 A
Operating junction temperature, TJ –40 150 °C
Storage temperature, Tstg –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

VALUE UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±6000
V(ESD) Electrostatic discharge V
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) ±750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VM Power supply voltage 6.5 45 V
VI Logic input voltage (IN1, IN2) 0 5.5 V
fPWM Logic input PWM frequency (IN1, IN2) 0 200 (1) kHz
Ipeak Peak output current (2) 0 3.6 A
(2)
TA Operating ambient temperature –40 125 °C

(1) The voltages applied to the inputs should have at least 800 ns of pulse width to ensure detection. Typical devices require at least
400 ns. If the PWM frequency is 200 kHz, the usable duty cycle range is 16% to 84%.
(2) Power dissipation and thermal limits must be observed

6.4 Thermal Information

DRV8871
(1)
THERMAL METRIC DDA (HSOP) UNIT
8 PINS
RθJA Junction-to-ambient thermal resistance 41.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 53.1 °C/W
RθJB Junction-to-board thermal resistance 23.1 °C/W
ψJT Junction-to-top characterization parameter 8.2 °C/W
ψJB Junction-to-board characterization parameter 23 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 2.7 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report (SPRA953).

4 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

6.5 Electrical Characteristics

TA = 25°C, over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
POWER SUPPLY (VM)
VM VM operating voltage 6.5 45 V
VM operating supply
IVM VM = 12 V 3 10 mA
current
IVMSLEEP VM sleep current VM = 12 V 10 µA
tON (1) Turn-on time VM > VUVLO with IN1 or IN2 high 40 50 µs
LOGIC-LEVEL INPUTS (IN1, IN2)
VIL Input logic low voltage 0.5 V
VIH Input logic high voltage 1.5 V
VHYS Input logic hysteresis 0.5 V
IIL Input logic low current VIN = 0 V –1 1 μA
IIH Input logic high current VIN = 3.3 V 33 100 μA
RPD Pulldown resistance To GND 100 kΩ
tPD Propagation delay INx to OUTx change (see Figure 6) 0.7 1 μs
tsleep Time to sleep Inputs low to sleep 1 1.5 ms
MOTOR DRIVER OUTPUTS (OUT1, OUT2)
High-side FET on
RDS(ON) VM = 24 V, I = 1 A, fPWM = 25 kHz 307 360 mΩ
resistance
Low-side FET on
RDS(ON) VM = 24 V, I = 1 A, fPWM = 25 kHz 258 320 mΩ
resistance
tDEAD Output dead time 220 ns
Body diode forward
Vd IOUT = 1 A 0.8 1 V
voltage
CURRENT REGULATION
Constant for calculating
VILIM current regulation (see IOUT = 1 A 59 64 69 kV
Equation 1)
tOFF PWM off-time 25 µs
tBLANK PWM blanking time 2 µs
PROTECTION CIRCUITS
VM falls until UVLO triggers 6.1 6.4
VUVLO VM undervoltage lockout V
VM rises until operation recovers 6.3 6.5
VM undervoltage
VUV,HYS Rising to falling threshold 100 180 mV
hysteresis
Overcurrent protection trip
IOCP 3.7 4.5 6.4 A
level
tOCP Overcurrent deglitch time 1.5 μs
tRETRY Overcurrent retry time 3 ms
Thermal shutdown
TSD 150 175 °C
temperature
Thermal shutdown
THYS 40 °C
hysteresis

(1) tON applies when the device initially powers up, and when it exits sleep mode.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

6.6 Typical Characteristics

1.6 65
1.5
N o r m a liz e d R D S ( o n ) / R D S ( o n ) _ 2 5 q C

1.4

1.3 64

VILIM (kV)
1.2

1.1

1 63
0.9

0.8

0.7 62
-40 -20 0 20 40 60 80 100 120 140 -40 -20 0 20 40 60 80 100 120 140
Ambient Temperature (qC) Temperature (°C)
D001 D003

Figure 1. RDS(on) vs Temperature Figure 2. VILIM vs Temperature

10

8
IV M S L E E P (µ A )

0
0 5 10 15 20 25 30 35 40 45
VM (V)
D004

Figure 3. IVMSLEEP vs VM at 25°C

6 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

7 Detailed Description

7.1 Overview
The DRV8871 device is an optimized 8-pin device for driving brushed DC motors with 6.5 to 45 V and up to 3.6-
A peak current. The integrated current regulation restricts motor current to a predefined maximum. Two logic
inputs control the H-bridge driver, which consists of four N-channel MOSFETs that have a typical Rds(on) of 565
mΩ (including one high-side and one low-side FET). A single power input, VM, serves as both device power and
the motor winding bias voltage. The integrated charge pump of the device boosts VM internally and fully
enhances the high-side FETs. Motor speed can be controlled with pulse-width modulation, at frequencies
between 0 to 100 kHz. The device has an integrated sleep mode that is entered by bringing both inputs low. An
assortment of protection features prevent the device from being damaged if a system fault occurs.

7.2 Functional Block Diagram

Power VCP VM

VCP
VM
VM
Charge
Gate OUT1
bulk 0.1 µF Pump
Driver
OCP

GND

BDC
PPAD VCP VM

IN1 Gate OUT2

Core Driver
Logic OCP
IN2
PGND

Internal Current Sense ILIM

RILIM
Protection Features

Overcurrent Temperature Voltage

Monitoring Sensor Monitoring

Copyright © 2016, Texas Instruments Incorporated

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

7.3 Feature Description

7.3.1 Bridge Control
The DRV8871 output consists of four N-channel MOSFETs that are designed to drive high current. They are
controlled by the two logic inputs IN1 and IN2, according to Table 1.

Table 1. H-Bridge Control

IN1 IN2 OUT1 OUT2 DESCRIPTION
0 0 High-Z High-Z Coast; H-bridge disabled to High-Z (sleep entered after 1 ms)
0 1 L H Reverse (Current OUT2 → OUT1)
1 0 H L Forward (Current OUT1 → OUT2)
1 1 L L Brake; low-side slow decay

The inputs can be set to static voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM)
for variable motor speed. When using PWM, it typically works best to switch between driving and braking. For
example, to drive a motor forward with 50% of its max RPM, IN1 = 1 and IN2 = 0 during the driving period, and
IN1 = 1 and IN2 = 1 during the other period. Alternatively, the coast mode (IN1 = 0, IN2 = 0) for fast current
decay is also available. The input pins can be powered before VM is applied.
VM VM

1 Forward drive 1 Reverse drive

2 Slow decay (brake) 2 Slow decay (brake)

1 1
3 High-Z (coast) 3 High-Z (coast)
OUT1 OUT2 OUT1 OUT2
2 2
3 3

FORWARD REVERSE

Figure 4. H-Bridge Current Paths

7.3.2 Sleep Mode

When IN1 and IN2 are both low for time tSLEEP (typically 1 ms), the DRV8871 device enters a low-power sleep
mode, where the outputs remain High-Z and the device uses IVMSLEEP (microamps) of current. If the device is
powered up while both inputs are low, sleep mode is immediately entered. After IN1 or IN2 are high for at least 5
µs, the device will be operational 50 µs (tON) later.

7.3.3 Current Regulation

The DRV8871 device limits the output current based on a standard resistor attached to pin ILIM, according to
this equation:

8 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

VILIM (kV) 64 (kV)

ITRIP (A)
RILIM (k :) RILIM (k :) (1)
For example, if RILIM = 32 kΩ, the DRV8871 device limits motor current to 2 A no matter how much load torque is
applied. The minimum allowed RILIM is 15 kΩ. System designers should always understand the min and max
ITRIP, based on the RILIM resistor component tolerance and the DRV8871 specified VILIM range.
When ITRIP has been reached, the device enforces slow current decay by enabling both low-side FETs, and it
does this for time tOFF (typically 25 µs).

Motor Current (A) ITRIP

tBLANK
tDRIVE tOFF

Figure 5. Current Regulation Time Periods

After tOFF has elapsed, the output is re-enabled according to the two inputs INx. The drive time (tDRIVE) until
reaching another ITRIP event heavily depends on the VM voltage, the motor’s back-EMF, and the motor’s
inductance.

7.3.4 Dead Time

When an output changes from driving high to driving low, or driving low to driving high, dead time is automatically
inserted to prevent shoot-through. tDEAD is the time in the middle when the output is High-Z. If the output pin is
measured during tDEAD, the voltage will depend on the direction of current. If current is leaving the pin, the
voltage will be a diode drop below ground. If current is entering the pin, the voltage will be a diode drop above
VM. This diode is the body diode of the high-side or low-side FET.

IN1

IN2

OUT1

tPD tR tDEAD tPD tF tDEAD

OUT2

tPD tF tDEAD tPD tR tDEAD

Figure 6. Propagation Delay Time

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

7.3.5 Protection Circuits

The DRV8871 device is fully protected against VM undervoltage, overcurrent, and overtemperature events.

7.3.5.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all FETs in the H-
bridge will be disabled. Operation will resume when VM rises above the UVLO threshold.

7.3.5.2 Overcurrent Protection (OCP)

If the output current exceeds the OCP threshold IOCP for longer than tOCP, all FETs in the H-bridge are disabled
for a duration of tRETRY. After that, the H-bridge will be re-enabled according to the state of the INx pins. If the
overcurrent fault is still present, the cycle repeats; otherwise normal device operation resumes.

7.3.5.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled. After the die temperature has
fallen to a safe level, operation automatically resumes.

Table 2. Protection Functionality

FAULT CONDITION H-BRIDGE STATUS RECOVERY
VM undervoltage lockout (UVLO) VM < VUVLO Disabled VM > VUVLO
Overcurrent (OCP) IOUT > IOCP Disabled tRETRY
Thermal Shutdown (TSD) TJ > 150°C Disabled TJ < TSD – T HYS

7.4 Device Functional Modes

The DRV8871 device can be used in multiple ways to drive a brushed DC motor.

7.4.1 PWM With Current Regulation

This scheme uses all of the device capabilities. ITRIP is set above the normal operating current, and high enough
to achieve an adequate spin-up time, but low enough to constrain current to a desired level. Motor speed is
controlled by the duty cycle of one of the inputs, while the other input is static. Brake/slow decay is typically used
during the off-time.

7.4.2 PWM Without Current Regulation

If current regulation is not needed, a 15-kΩ to 18-kΩ resistor should be used on pin ILIM. This mode provides the
highest possible peak current: up to 3.6 A for a few hundred milliseconds (depending on PCB characteristics and
the ambient temperature). If current exceeds 3.6 A, the device might reach overcurrent protection (OCP) or
overtemperature shutdown (TSD). If that happens, the device disables and protects itself for about 3 ms (tRETRY)
and then resumes normal operation.

7.4.3 Static Inputs With Current Regulation

IN1 and IN2 can be set high and low for 100% duty cycle drive, and ITRIP can be used to control the current,
speed, and torque capability of the motor.

7.4.4 VM Control
In some systems it is desirable to vary VM as a means of changing motor speed. See Motor Voltage for more
information.

10 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8871 device is typically used to drive one brushed DC motor.

8.2 Typical Application

3.3 V GND OUT2

IN2 PGND BDC

Controller DRV8871
IN1 OUT1

ILIM VM
PPAD +
30 NŸ 6.5 to 45 V
0.1 µF 47 µF
± Power Supply

Copyright © 2017, Texas Instruments Incorporated

Figure 7. Typical Connections

8.2.1 Design Requirements

Table 3 lists the design parameters.

Table 3. Design Parameters

DESIGN PARAMETER REFERENCE EXAMPLE VALUE
Motor voltage VM 24 V
Motor RMS current IRMS 0.8 A
Motor startup current ISTART 2A
Motor current trip point ITRIP 2.1 A
ILIM resistance RILIM 30 kΩ
PWM frequency fPWM 5 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired RPM. A higher voltage
spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage
also increases the rate of current change through the inductive motor windings.

8.2.2.2 Drive Current

The current path is through the high-side sourcing DMOS power driver, motor winding, and low-side sinking
DMOS power driver. Power dissipation losses in one source and sink DMOS power driver are shown in the
following equation.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

PD I2 RDS(on)Source RDS(on)Sink
(2)
The DRV8871 device has been measured to be capable of 2-A RMS current at 25°C on standard FR-4 PCBs.
The max RMS current varies based on the PCB design, ambient temperature, and PWM frequency. Typically,
switching the inputs at 200 kHz compared to 20 kHz causes 20% more power loss in heat.

8.2.3 Application Curves

Figure 8. Current Ramp With a 2-Ω, 1 mH, Figure 9. Current Ramp With a 2-Ω, 1 mH,
RL Load and VM = 12 V RL Load and VM = 24 V

Figure 10. Current Ramp With a 2-Ω, 1 mH, Figure 11. tPD
RL Load and VM = 45 V

12 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

Figure 12. Current Regulation With RILIM = 50.5 kΩ Figure 13. OCP With 45 V and the Outputs Shorted
Together

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

9 Power Supply Recommendations

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. In general, having
have more bulk capacitance is beneficial, while the disadvantages are increased cost and physical size.
The amount of local capacitance needed depends on a variety of factors, including:
• The highest current required by the motor system
• The power supply’s capacitance and ability to source current
• The amount of parasitic inductance between the power supply and motor system
• The acceptable voltage ripple
• The type of motor used (brushed DC, brushless DC, stepper)
• The motor braking method
The inductance between the power supply and motor drive system will limit the rate current can change from the
power supply. If the local bulk capacitance is too small, the system reponds to excessive current demands or
dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage
remains stable and high current can be quickly supplied.
The data sheet generally provides a recommended value, but system-level testing is required to determine the
appropriate sized bulk capacitor.

Parasitic Wire
Inductance
Power Supply Motor Drive System

VBB

+ + Motor
± Driver

GND

Local IC Bypass
Bulk Capacitor Capacitor

Figure 14. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases
when the motor transfers energy to the supply.

14 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

10 Layout

10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver
device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used
when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high
current.
Small-value capacitors should be ceramic, and placed closely to device pins.
The high-current device outputs should use wide metal traces.
The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to
connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the
I2 × RDS(on) heat that is generated in the device.

10.2 Layout Example

Recommended layout and component placement is shown in Figure 15

GND OUT2

IN2 PGND

IN1 OUT1

ILIM VM

Figure 15. Layout Recommendation

10.3 Thermal Considerations

The DRV8871 device has thermal shutdown (TSD) as described in the Thermal Shutdown (TSD) section. If the
die temperature exceeds approximately 175°C, the device is disabled until the temperature drops below the
temperature hysteresis level.
Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient
heatsinking, or too high of an ambient temperature.

10.4 Power Dissipation

Power dissipation in the DRV8871 device is dominated by the power dissipated in the output FET resistance,
RDS(on). Use the equation in the Drive Current section to calculate the estimated average power dissipation when
driving a load.
Note that at startup, the current is much higher than normal running current; this peak current and its duration
must be also be considered.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Links: DRV8871
DRV8871
SLVSCY9B – AUGUST 2015 – REVISED JULY 2016 www.ti.com

Power Dissipation (continued)

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and
heatsinking.

NOTE
RDS(on) increases with temperature, so as the device heats, the power dissipation
increases. This fact must be taken into consideration when sizing the heatsink.

The power dissipation of the DRV8871 device is a function of RMS motor current and the FET resistance
(RDS(ON)) of each output.
Power | IRMS2 u High-side RDS(ON) Low-side RDS(ON)
(3)
For this example, the ambient temperature is 58°C, and the junction temperature reaches 80°C. At 58°C, the
sum of RDS(ON) is about 0.72 Ω. With an example motor current of 0.8 A, the dissipated power in the form of heat
will be 0.8 A2 × 0.72 Ω = 0.46 W.
The temperature that the DRV8871 device reaches depends on the thermal resistance to the air and PCB. It is
important to solder the device PowerPAD to the PCB ground plane, with vias to the top and bottom board layers,
in order dissipate heat into the PCB and reduce the device temperature. In the example used here, the DRV8871
device had an effective thermal resistance RθJA of 48°C/W, and:
TJ TA (PD u RTJA ) 58qC (0.46 W u 48qC/W ) 80qC (4)

10.4.1 Heatsinking
The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad
must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane,
this connection can be accomplished by adding a number of vias to connect the thermal pad to the ground plane.
On PCBs without internal planes, a copper area can be added on either side of the PCB to dissipate heat. If the
copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat
between top and bottom layers.
For details about how to design the PCB, refer to PowerPAD™ Thermally Enhanced Package (SLMA002) and
PowerPAD Made Easy™ (SLMA004), available at www.ti.com. In general, the more copper area that can be
provided, the more power can be dissipated.

16 Submit Documentation Feedback Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: DRV8871

 DRV8871
www.ti.com SLVSCY9B – AUGUST 2015 – REVISED JULY 2016

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation
For related documentation, see the following:
• Current Recirculation and Decay Modes
• Calculating Motor Driver Power Dissipation
• DRV8871 Evaluation Module
• PowerPAD™ Thermally Enhanced Package
• PowerPAD™ Made Easy
• Understanding Motor Driver Current Ratings

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.

11.4 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Links: DRV8871
 PACKAGE OPTION ADDENDUM

www.ti.com 26-May-2016

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

DRV8871DDA ACTIVE SO PowerPAD DDA 8 75 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 125 8871
& no Sb/Br)
DRV8871DDAR ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 125 8871
& no Sb/Br)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 26-May-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 26-May-2016

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DRV8871DDAR SO DDA 8 2500 330.0 12.8 6.4 5.2 2.1 8.0 12.0 Q1
Power
PAD

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 26-May-2016

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
DRV8871DDAR SO PowerPAD DDA 8 2500 366.0 364.0 50.0

Pack Materials-Page 2
 GENERIC PACKAGE VIEW
DDA 8 PowerPAD TM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4202561/G
 IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated