VHDL-AMS Simulation of RF Mixed-Signal Communication Systems

Download as ppt, pdf, or txt
Download as ppt, pdf, or txt
You are on page 1of 19

VHDL-AMS Simulation of RF Mixed-Signal

Communication Systems
Outline
Background and Motivation
Design of Mixed-Signal Systems
VHDL-AMS Basics
Design Tools
Simple BPSK Model
System Design
Simulation Results
Model
Basic System Design
Design with
Summary and Conclusions
Design of Mixed Signal Systems
Increasing demand for System-On-Chip
RF, analog, digital circuits all on one chip
Fast time-to-market issues
Less established analog automated design process
Bottom-up design approach common
VHDL-AMS promotes multiple abstraction layers
facilitates mixed design approach
Behavioral model refined until physical transistor-level
implementation reached
Promotes re-use of architectural code
Bottom-up design approach common
Motivation
Create a mixed-signal, system-level model
of a high-frequency transceiver in VHDL-
AMS
Ability to measure system performance
Through Bit-error-rate (BER) analysis
Compare results of VHDL-AMS simulations
with other available mixed-signal modeling
environments.
VHDL-AMS Language Basics
Extension of VHDL standard
Adds support for DAEs and conservative quantities
Supports description and simulation of analog,
digital, mixed signal, multi-physics devices
Encourages device modeling at various architecture
levels (ideal, non-linear, transistor)
Design Tools
ADVance-MS (ADMS)
Compiler and simulator for VHDL, VHDL-AMS,
Verilog, Verilog-A, SPICE, C
Supports most of VHDL-AMS standard
No support for file I/O, Procedural, frequency-
domain noise
Agilent ADS
Commercial RF design environment for system-
level design modeling and simulation
Ideal System Architecture
Transmitter
Noisy Channel
Receiver

A VHDL-AMS Library of RF Blocks Models
How Ideal?
Oscillator:
V==10**(A/20.0)*cos(math_2_pi*f*now + Ph);

PA and LNA:
vo == vi*10**(gain/20.0);

Mixer:
vout==v1 * v2;
Transmitter
Receiver

You might also like