A1421 2 3 Datasheet

A1421, A1422, and A1423
High Precision Hall-Effect AC-Coupled Differential Sensor IC

with Integrated Filter Capacitor
FEATURES AND BENEFITS DESCRIPTION

• Integrated tracking capacitor The A1421, A1422, and A1423 are AC-coupled Hall-effect
• Used for sensing motion of ring magnet or ferrous targets sensor ICs which include monolithic integrated circuits that
• Wide operating temperature range switch in response to changing differential magnetic fields
• Operation with magnetic input signal frequency from created by rotating ring magnets or, when coupled with a
20 Hz to 30 kHz magnet, by ferrous targets. This family of devices also includes
• EMI/ESD-resistant an integrated capacitor that provides the high accuracy of analog
• Large effective air gaps sensing without an external filter capacitor. This reduces cost
• 4.0 to 26.5 V supply operating range and components, while improving the reliability of the final
• Output compatible with CMOS logic families sensor solution.
• Reverse battery protection
Magnetic field changes affect the two integrated Hall
• Resistant to mechanical and thermal stress
transducers and then are differentially amplified on the chip.
• Accurate true zero crossing switch point (A1421 only)
Differential design provides immunity to radial vibration,
• High vibration immunity, in running mode (A1423 only)
within the device operating air gap range, by rejection of this
common-mode signal change. Steady-state system offsets
PACKAGE: 4-pin SIP (suffix K) are eliminated using an on-chip differential bandpass filter
with integrated capacitor. This filter also provides relative
immunity to interference from electromagnetic sources. The
device utilizes advanced temperature compensation for the
high-pass filter, sensitivity, and Schmitt trigger switch points
to guarantee optimal operation to low frequencies over a wide
range of air gaps and temperatures.
Each device includes: a voltage regulator, two Hall
transducers, temperature compensating circuitry, a low-level
amplifier, bandpass filter, Schmitt trigger, and an output
driver. The on-board regulator permits operation with supply
Not to scale
Continued on the next page…
VS+
Functional Block Diagram
VCC
(Pin 1)
TEST
Diagnostic (Pin 3)
Circuitry
Regulator
Bandpass Filter Integrated
Dual Hall Tracking Capacitor VOUT
Transducers
(Pin 2)
Comparator
0.1 uF Hall Gain

Stage VREF
Amp
GND
(Pin 4) (Required)
A1421a-DS, Rev. 8 July 3, 2019

MCO-0000189
A1421, A1422, High Precision Hall-Effect AC-Coupled Differential Sensor IC
and A1423 with Integrated Filter Capacitor
DESCRIPTION (continued)
voltages from 4.0 to 26.5 V. The output stage can switch 20 mA the zero-crossing. The output polarities are shown in the Selec-
over the full frequency response range of the device, and is tion Guide table.
compatible with CMOS logic circuits.
This variety of options provides flexibility for achieving solu-
The devices in this family differ from each other in their switch tions for a wide range of applications, including automotive
point specifications and their switching polarity. The A1421 has a transmission and crankshaft speed sensing.
small hysteresis and asymmetrical switch points, with one switch
point at the zero-crossing. The A1422 has a small hysteresis The device package has an operating ambient temperature range
and symmetrical switch points, both near the zero-crossing. The –40°C to 150°C , and is provided in a 4-pin plastic SIP. Each
A1423 offers high vibration immunity, by means of its larger package is available in a lead (Pb) free version (suffix, –T) , with
hysteresis that establishes symmetrical switch points further from a 100% matte tin plated leadframe.
SELECTION GUIDE
Output Switching
Switch Points Symmetry
at BDIFF = 0
Part Number BOP(max)+ BOP(typ)+ BOP(min)+ Packing [1]
BDiff BDiff BOP(typ) BRP(typ)
BRP(min) BRP(typ) BRP(max)
Increasing Decreasing (G) (G)
(G) (G) (G)
Low (On) to High (Off) to
A1421LK-T [2] 15 0 15 15 7.5
High (Off) Low (On)
High (Off) to Low (On) to Bulk, 500
A1422LK-T 15 –15 0 0 0
Low (On) High (Off) pieces/bag
High (Off) to Low (On) to
A1423LK-T 65 –65 0 0 0
Low (On) High (Off)
[1] Contact Allegro

for additional packing options.
[2] A1421LK-T is DISCONTINUED. This classification indicates that the product is obsolete and is no longer in production. Samples are no longer available.
Date of status change: July 2, 2018. For existing customer transition, and for new customers or new applications, contact Allegro Sales.
ABSOLUTE MAXIMUM RATINGS

Characteristic Symbol Notes Rating Units
Pinout Diagram
Supply Voltage VCC Refer to Power Derating section 28 V
Reverse Supply Voltage VRCC –18 V
Output Current IOUT 25 mA
Reverse-Output Current IROUT –50 mA
Operating Ambient Temperature TA Range L –40 to 150 °C
Maximum Junction Temperature TJ(max) 165 °C
Storage Temperature Tstg –65 to 170 °C 1 2 3 4
Terminal List Table

Number Name
1 VCC
2 VOUT
3 TEST
4 GND
2
Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com
OPERATING CHARACTERISTICS Valid at TA = – 40°C to 150°C, TJ ≤ 165°C; over operational air gap range and VCC within
operating range, unless otherwise noted. Typical operating parameters: VCC = 12 V and TA = 25°C.
Characteristic Symbol Test Conditions Min. Typ. Max. Units
ELECTRICAL CHARACTERISTICS
Supply Voltage VCC Operating; TJ < TJ(max) 4.0 12 26.5 V
Supply Current ICC – 4.2 7.0 mA
Output Saturation Voltage VOUT(SAT) ISINK = 20 mA – 140 400 mV
Output Leakage Current IOFF VOUT = 24 V, Bdiff = 0 – – 5 μA
PROTECTION COMPONENT CHARACTERISTICS
Reverse Supply Current IRCC VCC = –18 V – – –1 mA
Supply Zener Current IZSupply VS = 28 V – – 10 mA
Supply Zener Clamp Voltage [1] VZSupply ICC = 10 mA, TA = 25°C 28 33 37 V
Output Zener Current IZOutput VOUT = 28 V – – 3 mA
Output Zener Clamp Voltage VZOutput IOUT = 3 mA, TA = 25°C 28 – – V
Output Short Circuit Current Limit IOUTS(lim) – – 50 mA
RESPONSE CHARACTERISTICS
Power-On State POS t < tResponse – High – V
Power-On Time [2][6] tPO VCC > VCC(min) – 4.5 9 ms

Settling Time [3][6] tSettling fBdiff ≥ 100 Hz 0 – 50 ms
Response Time [6] tResponse Equal to tPO + tSettling; fBdiff ≥ 100 Hz 4.5 – 59 ms
Upper Corner Frequency fCU –3 dB, single pole 20 – – kHz
Lower Corner Frequency fCL –3 dB, single pole – – 20 Hz
OUTPUT CHARACTERISTICS
Output Rise Time [4] tr RPU = 1 kΩ, COUTC2 = 10 pF – – 200 ns
Output Fall Time tf RPU = 1 kΩ, ISINK = 20 mA, COUTC2 = 10 pF – – 200 ns
Continued on next page.
3
955 Perimeter Road
OPERATING CHARACTERISTICS, continued Valid at TA = – 40°C to 150°C, TJ ≤ 165°C; over operational air gap range and VCC
within operating range, unless otherwise noted. Typical operating parameters: VCC = 12 V and TA = 25°C.
Characteristic Symbol Test Conditions Min. Typ. Max. Units
MAGNETIC CHARACTERISTICS [5][6]
1421, Bdiff increasing, fBdiff = 200 Hz, Bdiff = 50 Gp-p
0.0 15.0 27.5 G
VOUT switches from low (on) to high (off)
Operate Point BOP 5.0 15.0 35.0 G
VOUT switches from high (off) to low (on)
10.0 65.0 100.0 G
1421, Bdiff decreasing, fBdiff = 200 Hz, Bdiff = 50 Gp-p
–12.5 0.0 7.5 G
Release Point BRP –35.0 –15.0 –5.0 G
–100 –65.0 –10.0 G
1421, fBdiff = 200 Hz, Bdiff = 50 Gp-p 5 15 35 G
Hysteresis BHYS 1422, fBdiff = 200 Hz, Bdiff = 50 Gp-p – 30 – G
1423, fBdiff = 200 Hz, Bdiff = 200 Gp-p – 130 – G
Applied Magnetic Field [7] Bdiff Differential p-p magnetic field – – 1250 G
[1] I
CC is equivalentto ICC(max) + 3 mA.
[2] Time required to initialize device.
[3] Time required for the output switch points to be within specification.
[4] Output Rise Time will be dominated by the RC time constant.
[5] For lower frequencies, the absolute values of B , B , and B
OP RP HYS may decrease due to delay induced by the high-pass filter.
[6] See Definitions of Terms section.
[7] Exceeding the maximum magnetic field may result in compromised absolute accuracy.
4
955 Perimeter Road
THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information
Characteristic Symbol Test Conditions* Value Units
Package Thermal Resistance RθJA Minimum-K PCB (single-sided with copper limited to solder pads) 177 °C/W
*In still air. Additional thermal information available on Allegro website.
Power Derating Curve Maximum Power Dissipation

Maximum Power Dissipation, PD(max)
Power
TJ(max) DeratingI Curve
= 165°C; CC = ICC(max) TJ(max) = 165°C; ICC = ICC(max); VCC = VCC(max)
30 900
28 850
26
VCC(max) 800
750
24
700
Maximum Allowable VCC (V)
22 650
Power Dissipation, PD (mW)

M
20 600 (R inim
550 θJ u
18 A = m-K
500 17 P
16 7 C
450 ºC B
14 /W
400 )
12 Minimum-K PCB 350
(RθJA = 177 ºC/W)
10 300
8 250
6 200
150
4 VCC(min) 100
2 50
0 0
20 40 60 80 100 120 140 160 180
20 40 60 80 100 120 140 160 180
Temperature (ºC) Temperature (°C)
Definitions of Terms
The following provide additional information about some of the power is applied, to initialize all circuitry necessary for proper
parameters cited. For additional information, visit the Allegro operation.
Web site at www.allegromicro.com.
Settling Time, tSettling – The time required by the device, after
Applied Magnetic Field, Bdiff – The differential magnetic flux
tPO, and after a valid magnetic signal has been applied, to
density, which is calculated as the arithmetic difference of the
flux densities observed by each of the two Hall elements. fBdiff is provide proper output transitions. Settling time is a function of
the input signal frequency. magnetic offset, offset polarity, signal phase, signal frequency,
and signal amplitude.
Output Off Switch Point (Operate Point), BOP – The value of
increasing differential magnetic flux density at which the device Supply Current (on), ICC(on) – The current draw of the device
output switches from low to high (A1421) or high to low (A1422 with the output transitor is turned on.
and A1423).
Supply Current (off), ICC(off) – The current draw of the device
Output On Switch Point (Release Point), BRP – The value of
with the output transitor is turned off.
decreasing differential magnetic flux density at which the device
output switches from high to low (A1421) or from low to high Response Time, tResponse – The total time required for generating
(A1422 and A1423). zero-crossing output transitions after initialization (the sum of
Power-On Time, tPO – The time needed by the device, after Power-on Time and Settling Time).
5
955 Perimeter Road
EMPIRICAL RESULTS
ICC(OFF) by TA ICC(OFF) by VCC

Over VCC Range Over TA Range
10.0 10.0
VCC (V) TA (ºC)
9.0 9.0
4.5 150
8.0 12.0
8.0
25
7.0 7.0
Current (mA)
Current (mA)
20.0 –40
6.0 6.0
5.0 5.0
4.0 4.0
3.0 3.0
2.0 2.0
1.0 1.0
0.0 0.0
–50 0 50 100 150 200 0 5 10 15 20 25
Ambient Temperature, TA (ºC) Supply Voltage, VCC (V)
ICC(ON) by TA ICC(ON) by VCC

Over VCC Range Over TA Range
10.0 10.0
9.0 VCC (V) 9.0 TA (ºC)
4.5 150
8.0 8.0
12.0 25
7.0 7.0
Current (mA)
Current (mA)
20.0 –40
6.0 6.0
5.0 5.0
4.0 4.0
3.0 3.0
2.0 2.0
1.0 1.0
0.0 0.0
–50 0 50 100 150 200 0 5 10 15 20 25
VOUT(SAT) by TA VOUT(SAT) by VCC

Over VCC Range; ISINK = 20 mA Over TA Range; ISINK = 20 mA
500 500
450 VCC (V) 450 TA (ºC)
4.5 150
400 400
12.0 25
350 350
Voltage (mV)
Voltage (mV)
20.0
–40
300 300
250 250
200 200
150 150
100 100
50 50
0 0
–50 0 50 100 150 200 0 5 10 15 20 25
6
955 Perimeter Road
SIMULATION RESULTS
7
955 Perimeter Road
SIMULATION RESULTS, continued
8
955 Perimeter Road
9
955 Perimeter Road
10
955 Perimeter Road
DEVICE EVALUATION: EMC CHARACTERIZATION
Please contact Allegro MicroSystems for EMC performance information.
Test Name Reference Specification

ESD – Human Body Model* AEC-Q100-002
ESD – Machine Model AEC-Q100-003
Conducted Transients ISO 7637-1
Direct RF Injection ISO 11452-7
Bulk Current Injection ISO 11452-4
TEM Cell ISO 11452-3
*ESD test is done with no external components.
Vs
R2
C1 1
VCC R1
Component Value Units
A1421, A1422 R1* 1 kΩ
4 or A1423 2
GND VOUT R2 100 Ω
C1 0.1 μF
C2 0.1 ηF
C2 *Pull-up resistor not required for protec-
TEST tion but for normal operation.
3
Recommended EMC test circuit. Test circuit recommended

configuration may change after evaluation of first silicon.
11
955 Perimeter Road
APPLICATIONS INFORMATION
The A1421, A1422, and A1423 are versatile high-precision dif- the other a negative hysteresis, BHYS2. Therefore, one comparator
ferential sensor ICs that can be used in a wide range of applica- switches at the BOP crossing on an increasing differential signal
tions. Proper choice of the target material and shape, magnet and the other switches at the BRP crossing on a decreasing differ-
material and shape, and assembly techniques enables large ential signal. The hysteresis on each comparator precludes false
working air gaps and high switch point accuracy over the device switching on noise or target jitter.
operating temperature range. The behavior is similar for the A1422 and the A1423. The switch
points are as shown in the magnetic charactersitics table, and the
Device Operation output polarity is inverted. This is illustrated in figure 2, on the
next page.
The device IC contains two integrated Hall transducers that are
used to differentially respond to a magnetic field across the sur- Start-up
face of the IC. Referring to figure 1, which shows curves for the
During power-on time, tPO, the output signal, VOUT, is high.
A1421 as an example, the trigger switches the output when the
Beyond this time, if the applied magnetic field, Bdiff, is smaller
differential magnetic field crosses the BOP level while increasing
than BHYS, the switching state and VOUT polarity are indeter-
in strength (referred to as the positive direction). In the example,
minate. VOUT will be valid for Bdiff > BHYS, after the additional
the A1421 output voltage switches high (off), and switches the
settling time, tSettling, has also elapsed.
output low (on) when the differential magnetic field crosses BRP
while decreasing (the negative direction). Delay
The operation is achieved through the use of two separate com- The bandpass filter induces delay in the output signal, VOUT, rel-
parators. One comparator has a positive hysteresis, BHYS1, and ative to the applied magnetic field, Bdiff. Simulation data shown

BRP(typ)1421 BHYS1
B OP(typ)1421
15.0
Applied Magnetic
0.0
Field, Bdiff

BHYS2
Comparator 1, A1421
Comparator 2, A1421
1421 Switching State Off Off

On
1421 Output Signal, VOUT
Figure 1. Typical output characteristics with dual comparator operation. The example shown is for the A1421. Characteristics
shown without delay, see characteristic data charts for delay and phase shift contributions.
12
955 Perimeter Road
in the Characteristic Data section quantify the effect of the input Typical Circuit
signal amplitude on the phase shift of the output. Positive values A pull-up resistor, RPU, is required between the supply and out-
of delay indicate a lagging output, while negative values indicate put terminals, as shown in figure 3. Also, the auxilliary terminal,
a leading output. TEST, must be connected externally to the GND terminal.
AC-Coupled Operation
Steady-state magnet and system offsets are eliminated using an
on-chip differential bandpass filter. The upper and lower cut-off
frequencies of this patented filter are set using an internal inte-
VS
grated capacitor. The differential structure of this filter improves
the ability of the IC to reject single-ended noise on the GND 1
or VCC lines and, as a result, makes the device more resistant 0.1 uF VCC RPU
to EMI (electromagnetic interference) typically seen in hostile A1421, A1422

VOUT
4 or A1423 2
remote-sensing environments. GND VOUT
Power Supply Protection TEST

The device contains an on-chip voltage regulator and can operate 3
over a wide supply voltage range. In applications that operate the

device from an unregulated power supply, transient protection
must be added externally. For applications using a regulated line,
EMI/RFI protection may still be required. The circuit shown
in figure 3 is the most basic configuration required for proper
Figure 3. Basic application circuit. A pull-up resistor, RPU, is required
device operation. with the output driver.
B OP(typ)1423
65.0
BOP(typ)1421, 1422
15.0
Applied Magnetic
0.0
Field, Bdiff
–15.0
BRP(typ)1421
B RP(typ)1422
–65.0
B RP(typ)1423
1421 Switching State

and Output Signal, VOUT Off On Off

and Output Signal, VOUT On Off On

and Output Signal, VOUT On Off On
t+
Figure 2. Comparative typical output characteristics. This chart illustrates the switch points and the output polarities of the A1421,
A1422, and the A 1423. Characteristics shown without delay, see characteristic data charts for delay and phase shift contributions.
13
955 Perimeter Road
Power Derating Example

The device must be operated below the maximum junction Reliability for VCC at TA = 150°C, package L-I1, using minimum-
temperature of the device, TJ(max). Under certain combinations of K PCB
peak conditions, reliable operation may require derating sup-
Observe the worst-case ratings for the device, specifically:
plied power or improving the heat dissipation properties of the
RθJA = 177°C/W, TJ(max) = 165°C, VCC(max) = 26.5 V, and
application. This section presents a procedure for correlating
ICC(max) = 7.0 mA.
factors affecting operating TJ. (Thermal data is also available on
the Allegro MicroSystems Web site.) Calculate the maximum allowable power level, PD(max). First,
invert equation 3:
The Package Thermal Resistance, RθJA, is a figure of merit sum-
marizing the ability of the application and the device to dissipate ΔTmax = TJ(max) – TA = 165 °C – 150 °C = 15 °C
heat from the junction (die), through all paths to the ambient air.
This provides the allowable increase to TJ resulting from internal
Its primary component is the Effective Thermal Conductivity,
power dissipation. Then, invert equation 2:
K, of the printed circuit board, including adjacent devices and
traces. Radiation from the die through the device case, RθJC, is PD(max) = ΔTmax ÷ RθJA = 15°C ÷ 177 °C/W = 91 mW
relatively small component of RθJA. Ambient air temperature,
TA, and air motion are significant external factors, damped by Finally, invert equation 1 with respect to voltage:
overmolding. VCC(est) = PD(max) ÷ ICC(max) = 91 mW ÷ 7.0 mA = 13 V
The effect of varying power levels (Power Dissipation, PD), can The result indicates that, at TA, the application and device can
be estimated. The following formulas represent the fundamental dissipate adequate amounts of heat at voltages ≤VCC(est).
relationships used to estimate TJ, at PD.
Compare VCC(est) to VCC(max). If VCC(est) ≤ VCC(max), then reli-
PD = VIN × IIN able operation between VCC(est) and VCC(max) requires enhanced
(1)
RθJA. If VCC(est) ≥ VCC(max), then operation between VCC(est) and
ΔT = PD × RθJA VCC(max) is reliable under these conditions.
(2)
TJ = TA + ΔT
(3)
For example, given common conditions such as: TA= 25°C,
VCC = 12 V, ICC = 4.2 mA, and RθJA = 177 °C/W, then:
PD = VCC × ICC = 12 V × 4.2 mA = 50 mW

ΔT = PD × RθJA = 50 mW × 177 °C/W = 9°C
TJ = TA + ΔT = 25°C + 9°C = 34°C
A worst-case estimate, PD(max), represents the maximum allow-
able power level (VCC(max), ICC(max)), without exceeding TJ(max),
at a selected RθJA and TA.
14
955 Perimeter Road
PACKAGE K, 4-PIN SIP
+0.08
5.21 –0.05
45°
B
E E
1.50 1.55 ±0.05
2.20
D
NNNN
1.29 E Mold Ejector YYWW
+0.08 Pin Indent
3.43 –0.05
E1 E2 1
45°
Branded
D Standard Branding Reference View
Face
2.16 0.84 REF N = Device part number
MAX Y = Last two digits of year of manufacture
W = Week of manufacture
A
For Reference Only; not for tooling use (reference DWG-9010)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown
1 2 3 4
A Dambar removal protrusion (8X)

14.73 ±0.51
B Gate and tie bar burr area
C Branding scale and appearance at supplier discretion
+0.07 +0.06
0.41 –0.05 0.38 –0.03
D Active Area Depth, .0.42 mm
E Hall elements (E1 and E2); not to scale
1.27 NOM
15
955 Perimeter Road
Revision Table
Number Date Description
7 July 2, 2018 Updated A1421LK-T status to discontinued; minor editorial updates
8 July 3, 2019 Minor editorial updates
Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit
improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the
information being relied upon is current.
Allegro’s products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of
Allegro’s product can reasonably be expected to cause bodily harm.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor
for any infringement of patents or other rights of third parties which may result from its use.
Copies of this document are considered uncontrolled documents.
For the latest version of this document, visit our website:

16
955 Perimeter Road

A1421 2 3 Datasheet

Uploaded by

Copyright:

Available Formats

A1421 2 3 Datasheet

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

A1421 2 3 Datasheet

Uploaded by

Copyright:

Available Formats

A1421, A1422, and A1423

High Precision Hall-Effect AC-Coupled Differential Sensor IC

FEATURES AND BENEFITS DESCRIPTION

0.1 uF Hall Gain

A1421a-DS, Rev. 8 July 3, 2019

[1] Contact Allegro

ABSOLUTE MAXIMUM RATINGS

Terminal List Table

Supply Voltage VCC Operating; TJ < TJ(max) 4.0 12 26.5 V

Supply Current ICC – 4.2 7.0 mA

Output Saturation Voltage VOUT(SAT) ISINK = 20 mA – 140 400 mV

Output Leakage Current IOFF VOUT = 24 V, Bdiff = 0 – – 5 μA

PROTECTION COMPONENT CHARACTERISTICS

Reverse Supply Current IRCC VCC = –18 V – – –1 mA

Supply Zener Current IZSupply VS = 28 V – – 10 mA

Supply Zener Clamp Voltage [1] VZSupply ICC = 10 mA, TA = 25°C 28 33 37 V

Output Zener Current IZOutput VOUT = 28 V – – 3 mA

Output Zener Clamp Voltage VZOutput IOUT = 3 mA, TA = 25°C 28 – – V

Output Short Circuit Current Limit IOUTS(lim) – – 50 mA

Power-On State POS t < tResponse – High – V

Power-On Time [2][6] tPO VCC > VCC(min) – 4.5 9 ms

Power Derating Curve Maximum Power Dissipation

Power Dissipation, PD (mW)

ICC(OFF) by TA ICC(OFF) by VCC

ICC(ON) by TA ICC(ON) by VCC

VOUT(SAT) by TA VOUT(SAT) by VCC

Continued on next page.

Continued on next page.

SIMULATION RESULTS, continued

Continued on next page.

SIMULATION RESULTS, continued

Continued on next page.

SIMULATION RESULTS, continued

DEVICE EVALUATION: EMC CHARACTERIZATION

Please contact Allegro MicroSystems for EMC performance information.

Test Name Reference Specification

Recommended EMC test circuit. Test circuit recommended

1421 Switching State Off Off

1421 Output Signal, VOUT

to EMI (electromagnetic interference) typically seen in hostile A1421, A1422

Power Supply Protection TEST

over a wide supply voltage range. In applications that operate the

1421 Switching State

1422 Switching State

1423 Switching State

Power Derating Example

PD = VCC × ICC = 12 V × 4.2 mA = 50 mW

PACKAGE K, 4-PIN SIP

A Dambar removal protrusion (8X)

E Hall elements (E1 and E2); not to scale

Copyright 2019, Allegro MicroSystems.

For the latest version of this document, visit our website:

You might also like