Study On Equalizers: Anik Sengupta Sohom Das
Study On Equalizers: Anik Sengupta Sohom Das
Study On Equalizers: Anik Sengupta Sohom Das
On
Equalizers
Anik Sengupta
Sohom Das
EQUALIZATION
An ideal cable could propagate all frequency components without any loss. In reality, all
the electrical transmitting mediums have finite signalling bandwidth which limits the data
rate of binary signalling. Equalization schemes have been developed both at the
transmitter side and the receiver side to compensate the loss of transmitting mediums
and extend a channel’s maximum data rate.
The channel can be thought of as a filter. And the equalizer is basically the inverse
channel, that nullifies the distortion caused by the filter(channel).
TX FFE can be implemented as a FIR filter by using unit time delay elements (flip-flops)
and current steering DAC circuit as shown in Figure 3(a). Compared with implementing
a FIR filter at the receiver side, it is generally easier to build high-speed digital-to-analog
converters versus receive-side analog-to-digital converters. However, the transmitter is
limited by the peak transmitting power across the channel due to driver voltage
headroom. Channel response flattening is realized through attenuating low-frequency
signal content as shown in Figure 3(b).
Pros:
• High speed DAC is relatively easy to implement compared with receiver high speed
ADC.
• Due to the digital nature of the TX FFE, the noise is not amplified.
Cons:
• To flatten the channel response, low frequency content is attenuated due to the peak
power limitation.
• To tune the FIR taps, a feedback path from receiver side is required to detect channel
response.
Structure of Transmitter:
To mitigate the effects of channel loss, a 4-tap feed-forward equalizer (FFE) is included
in the transmitter.
The complete transmitter architecture is shown in Fig 2. To facilitate the testing, a built-
in 27-1 (pseudo-random sequence) PRBS generator is included to provide eight
625Mbps pseudo-random inputs for the 4:1 MUX stage. The blocks of 4:1 MUX and 2:1
MUX serialize the input data into 5Gbps. As a result, the FFE with 4 taps exhibits
sufficient gain in high frequency. The Fig.3 illustrates the response of FFE having 4
taps. Another issue is the parasitic capacitance caused by the taps. Adding more taps
implies linear increase of parasitic capacitance at the output node. Since bandwidth is
inversely proportional to this capacitance. Thus, in this design, we choose 4 taps as a
compromise between bandwidth and accuracy. The PLL is responsible for multiplying a
reference clock by 40, providing 5GHz clock for the transmitter.
The FFE structure is shown in Fig.4. The data streams are shifted by in unit interval (UI)
for the first tap of FFE. Additional shifting yields the delayed data for the remaining 3
taps of the FFE. After sign selection, the output of these currents are summed together
in the line termination loads
The system performance of an FFE is dictated primarily by two parameters: the tap
spacing (also known as tap delay) and the number of taps. Fractionally-spaced FFE
structures have been utilized for more than two decades. In particular, Gitlin’s work on
T/2 spaced equalization demonstrates that this type of equalizer not only reduces
aliasing but also directly improves performance .Such a T/2 spaced structure doubles
the equalizer frequency domain range.
A decision feedback equalizer (DFE) is a type of adaptive, non-linear filter and it uses
feedback of detected symbols to produce an estimation of the transmission channel. it
contains a forward filter and a feedback filter.
The forward filter is a linear filter and the feedback filter is fed with the decisions made
on the equalized signal to input to a tapped delay line and produces the output which is
typically is subtracted from the output of the linear equalizer.
DFE works on the principle that, once the present symbol is correctly predicted, one can
remove the ISI contribution caused by this symbol from subsequent future symbols
(Postcursor ISI).
Precursor ISI refers to the ISI caused by the preceding bits. Postcursor ISI is caused by
succeeding bits.
(a) A four tap DFE system (b) Removal of postcursor ISI by DFE system
(a) Eye diagram before DFE (b) Eye Diagram after use of DFE
The first eye diagram has a much more closed eye, this is due to the fact that the output
cannot reach its maximum value as the symbol changes from 0 to 1 over and over
again, due to ISI. The second eye diagram is much more open, due to the effect of the
DFE.
(a) (b) ©
Fig ( a ), shows us channel characteristics of two different channels (one in red which is
lossy as well as very erratic, another in blue, which is lossy but smooth).
Fig ( b ), shows us the bit response of the smooth channel (blue curve), and the bit
response after using DFE (black curve). We can see we are getting good results.
Fig ( c ), shows us the bit response of the bumpy channel (red curve), and the bit
response after using DFE (black curve). It is evident that DFE does not produce a good
waveform, there is no significant improvement from the original bit response.
Furthermore, it is evident that the DFE is vulnerable to ‘error propagation’, where the
initial error is fed back to cause a sequence of errors. Another problem is that it can only
equalize the postcursor ISI, precursor ISI remains unchecked.
Pros:
• Can boost high frequency content without noise and crosstalk amplification
• Filter tap coefficients can be adaptively tuned without any back-channel
Cons:
FFE DFE
Can mitigate the pre‐cursor channel Cannot equalize ISI arising from
response in low‐BW channels. pre‐cursor channel response.
Can compensate ISI arising from Can only compensate ISI from a
transient TL loss over wide time‐spans fixed time‐span.
FFE + DFE
•Advantage: