Scribd Logo
Upload

Welcome to Scribd!

  • 35 views

    Verilog

    Uploaded by

    Abani Meher
    The document discusses VHDL, a hardware description language used to model and simulate digital circuits. It describes how VHDL models can be tested through simulation and then synthesized to programmable logic devices like FPGAs. Key advantages of VHDL include being able to describe and verify concurrent hardware systems before implementation in gates and wires. VHDL projects are also multipurpose and portable across different technology implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd

    Verilog

    Uploaded by

    Abani Meher
    35 views2 pages
    The document discusses VHDL, a hardware description language used to model and simulate digital circuits. It describes how VHDL models can be tested through simulation and then synthesized to programmable logic devices like FPGAs. Key advantages of VHDL include being able to describe and verify concurrent hardware systems before implementation in gates and wires. VHDL projects are also multipurpose and portable across different technology implementations.

    Original Description:

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document discusses VHDL, a hardware description language used to model and simulate digital circuits. It describes how VHDL models can be tested through simulation and then synthesized to programmable logic devices like FPGAs. Key advantages of VHDL include being able to describe and verify concurrent hardware systems before implementation in gates and wires. VHDL projects are also multipurpose and portable across different technology implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    35 views2 pages

    Verilog

    Uploaded by

    Abani Meher
    The document discusses VHDL, a hardware description language used to model and simulate digital circuits. It describes how VHDL models can be tested through simulation and then synthesized to programmable logic devices like FPGAs. Key advantages of VHDL include being able to describe and verify concurrent hardware systems before implementation in gates and wires. VHDL projects are also multipurpose and portable across different technology implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 2

    Verilog/VHDL simulation and implementation ofExperiments listed at Sl. No. 3 to 12.

    VHDL is commonly used to write text models that describe a logic circuit. Such a model is processed by a synthesis program, only if it is part of the logic design. A simulation program is used to test the logic design using simulation models to represent the logic circuits that interface to the design. This collection of simulation models is commonly called a testbench. VHDL has constructs to handle the parallelism inherent in hardware designs, but these constructs (processes) differ in syntax from the parallel constructs in Ada (tasks). Like Ada, VHDL is strongly typed and isnot case sensitive. In order to directly represent operations which are common in hardware, there are many features of VHDL which are not found in Ada, such as an extended set of Boolean operators includingnand and nor. VHDL also allows arrays to be indexed in either ascending or descending direction; both conventions are used in hardware, whereas in Ada and most programming languages only ascending indexing is available. VHDL has file input and output capabilities, and can be used as a generalpurpose language for text processing, but files are more commonly used by a simulation testbench for stimulus or verification data. There are some VHDL compilers which build executable binaries. In this case, it might be possible to use VHDL to write a testbench to verify the functionality of the design using files on the host computer to define stimuli, to interact with the user, and to compare results with those expected. However, most designers leave this job to the simulator. It is relatively easy for an inexperienced developer to produce code that simulates successfully but that cannot be synthesized into a real device, or is too large to be practical. One particular pitfall is the accidental production of transparent latches rather than D-type flip-flops as storage elements.[original
    research?]

    One can design hardware in a VHDL IDE (for FPGA implementation such as Xilinx ISE, Altera Quartus, Synopsys Synplify or Mentor Graphics HDL Designer) to produce the RTL schematic of the desired circuit. After that, the generated schematic can be verified using simulation software which shows

    the waveforms of inputs and outputs of the circuit after generating the appropriate testbench. To generate an appropriate testbench for a particular circuit or VHDL code, the inputs have to be defined correctly. For example, for clock input, a loop process or an iterative statement is required.[original
    research?]

    A final point is that when a VHDL model is translated into the "gates and wires" that are mapped onto a programmable logic device such as a CPLD or FPGA, then it is the actual hardware being configured, rather than the VHDL code being "executed" as if on some form of a processor chip.
    [edit]Advantages

    The key advantage of VHDL, when used for systems design, is that it allows the behavior of the required system to be described (modeled) and verified (simulated) before synthesis tools translate the design into real hardware (gates and wires). Another benefit is that VHDL allows the description of a concurrent system. VHDL is a dataflow language, unlike procedural computing languages such as BASIC, C, and assembly code, which all run sequentially, one instruction at a time. VHDL project is multipurpose. Being created once, a calculation block can be used in many other projects. However, many formational and functional block parameters can be tuned (capacity parameters, memory size, element base, block composition and interconnection structure). VHDL project is portable. Being created for one element base, a computing device project can be ported on another element base, for example VLSI with various technologies.
    [edit]

    You might also like