DCP - Notes

UNIT I: INTRODUCTION TO
MICROPROCESSORS
1. Historical Background and Evolution of Microprocessors
Evolution:
• 1st Generation (1971-1973):
• 2nd Generation (1974-1978):
• 3rd Generation (1978-1980s):
• 4th Generation (1985-1995):
• 5th Generation (1993-Present):

2. Architecture of 8086 Microprocessor
➢ Block Diagram of 8086 Microprocessor:
•
•
•
➢
•
•
•
•
3. 8086 Flag Register and Functions of Flags
•
•
•
•
•
•
•
•
•
4. Addressing Modes of 8086
•
•
5. Instruction Set of 8086
•
•
•
•
•
6. Assembler Directives
•
•
•
•
•
7. Pin Diagram of 8086
•
•
•
8. Minimum Mode and Maximum Mode of 8086
•
➢ Block Diagram:
o
•
➢ Block Diagram:
o
9. CISC vs. ARM Processors
➢
•
•
•
UNIT II: ASSEMBLY LANGUAGE
PROGRAMMING & I/O INTERFACE
1. Assembler Directives
2. Macros
•
3. Simple Assembly Language Programs
•
•
o
o
o
•
•
•
•
4. 8255 Programmable Peripheral Interface (PPI)
➢ Block Diagram:
•
•
•
•
➢ Pin Diagram - 8255A:
➢ Modes of Operation:
•
•
5. A/D and D/A Converter Interfacing
➢ Interfacing with 8086:
•
6. Memory Interfacing to 8086
➢ Address Decoding:
7. Interrupt Structure of 8086

➢ Vector Interrupt Table:
➢ Interrupt Service Routine (ISR):
8. Interfacing Interrupt Controller 8259

➢ Block Diagram:
9. Direct Memory Access (DMA)

➢ Working:
10. Serial Communication Standards
•
11. Serial Data Transfer Schemes
UNIT III: 8051 MICROCONTROLLER
PROGRAMMING AND APPLICATIONS
1. Introduction to Microcontrollers
➢ Pin Diagram – 8051:

2. Functional Block Diagram of 8051 Microcontroller
➢ Components:
•
•
•
•
•
3. Instruction Set and Addressing Modes of 8051
➢ Types of Instructions:
•
•
•
•
•
•
•
•
•
•
➢ Addressing Modes:
4. Interrupt Structure of 8051

5. Timers in 8051
•
o
o
o
o
6. I/O Ports in 8051
•
•
7. Serial Communication in 8051

8. Programming Exercises for Keyboard and Display
Interface
➢ Keyboard Interface:
➢ Display Interface:
9. Closed-Loop Control of Servo Motor
➢ Block Diagram:
•
•
•
10. Stepper Motor Control using 8051
➢
11. Summary of 8051 Microcontroller Features and
Applications
UNIT IV: INTRODUCTION TO TMS320LF2407
DSP CONTROLLER
1. Basic Architectural Features of TMS320LF2407 DSP

Controller
➢ Block Diagram of TMS320LF2407
➢ Features of TMS320LF2407:
•
•
•
•
•
•
•
2. Physical Memory of TMS320LF2407
•
•
•
•
3. Software Tools for Programming TMS320LF2407
4. Introduction to Interrupts in TMS320LF2407
➢ Interrupt Hierarchy:
➢ Interrupt Control Registers:
5. C2xx DSP CPU and Instruction Set
➢ Components of the C2xx Core:
➢ Instruction Set Overview:
•
•
•
•
•
6. Mapping External Devices to the C2xx Core
7. Peripheral Interfaces of TMS320LF2407
•
•
8. System Configuration Registers
•
•
9. Memory Addressing Modes of TMS320LF2407
10. Assembly Programming Using C2xx DSP Instruction Set

UNIT V: Field Programmable Gate Arrays
(FPGA)
1. Introduction to Field Programmable Gate Arrays (FPGA)
➢ Key Features of FPGAs:

•
•
2. CPLD (Complex Programmable Logic Device)
3. CPLD vs. FPGA
Feature CPLD FPGA

Logic Density
Architecture
Power
Consumption
Memory
Programming
Use Cases
Cost
4. Types of FPGAs
➢ Popular FPGA Manufacturers and Families include:
5. Xilinx XC3000 Series
➢ Features of Xilinx XC3000 Series:

6. Configurable Logic Blocks (CLB)
•
•
➢ CLB Diagram:
7. Input/Output Block (IOB)
➢ IOB Functions:
•
8. Programmable Interconnect Point (PIP)
9. Xilinx 4000 Series

10. HDL Programming (Hardware Description Language)
➢ HDL Workflow:
➢ Summary of Key Differences:
Feature VHDL Verilog
Typing
Syntax
Learning
Curve
Best Suited
For
Error
Detection
Design Level
11. Overview of Spartan 3E and Virtex II Pro FPGA Boards
➢ Spartan 3E:
➢ Virtex II Pro:
❖ Comparing Spartan 3E and Virtex II Pro:
Feature Spartan 3E Virtex II Pro

Performance
Logic Resources
Embedded
Processors
Target Applications
12. Case Study: FPGA in Digital Signal Processing (DSP)
•
•

DCP - Notes

Uploaded by

Copyright:

Available Formats

DCP - Notes

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

DCP - Notes

Uploaded by

Copyright:

Available Formats

UNIT I: INTRODUCTION TO

• 1st Generation (1971-1973):

• 2nd Generation (1974-1978):

• 3rd Generation (1978-1980s):

• 4th Generation (1985-1995):

• 5th Generation (1993-Present):

➢ Block Diagram of 8086 Microprocessor:

3. 8086 Flag Register and Functions of Flags

5. Instruction Set of 8086

4. 8255 Programmable Peripheral Interface (PPI)

➢ Interfacing with 8086:

7. Interrupt Structure of 8086

8. Interfacing Interrupt Controller 8259

9. Direct Memory Access (DMA)

10. Serial Communication Standards

➢ Pin Diagram – 8051:

3. Instruction Set and Addressing Modes of 8051

4. Interrupt Structure of 8051

6. I/O Ports in 8051

7. Serial Communication in 8051

9. Closed-Loop Control of Servo Motor

1. Basic Architectural Features of TMS320LF2407 DSP

2. Physical Memory of TMS320LF2407

4. Introduction to Interrupts in TMS320LF2407

5. C2xx DSP CPU and Instruction Set

➢ Components of the C2xx Core:

➢ Instruction Set Overview:

6. Mapping External Devices to the C2xx Core

7. Peripheral Interfaces of TMS320LF2407

8. System Configuration Registers

9. Memory Addressing Modes of TMS320LF2407

10. Assembly Programming Using C2xx DSP Instruction Set

➢ Key Features of FPGAs:

Feature CPLD FPGA

5. Xilinx XC3000 Series

➢ Features of Xilinx XC3000 Series:

8. Programmable Interconnect Point (PIP)

9. Xilinx 4000 Series

➢ Summary of Key Differences:

Feature VHDL Verilog

❖ Comparing Spartan 3E and Virtex II Pro:

Feature Spartan 3E Virtex II Pro

12. Case Study: FPGA in Digital Signal Processing (DSP)

You might also like