Scribd Logo
Upload

Welcome to Scribd!

  • 14 views

    Si5351A BXXXXX GT

    Uploaded by

    Antonello Sotgiu
    This document contains configuration settings for a Si5351A clock generator chip. It defines two PLL configurations operating at 25 MHz and 900 MHz and 875 MHz respectively. It then configures 3 output channels to generate clocks of 0.35 MHz, 0.25 MHz and 0.3 MHz from the two PLLs. The remainder of the document contains register maps for programming the chip.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd

    Si5351A BXXXXX GT

    Uploaded by

    Antonello Sotgiu
    14 views6 pages
    This document contains configuration settings for a Si5351A clock generator chip. It defines two PLL configurations operating at 25 MHz and 900 MHz and 875 MHz respectively. It then configures 3 output channels to generate clocks of 0.35 MHz, 0.25 MHz and 0.3 MHz from the two PLLs. The remainder of the document contains register maps for programming the chip.

    Original Title

    Si5351A-Bxxxxx-GT

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains configuration settings for a Si5351A clock generator chip. It defines two PLL configurations operating at 25 MHz and 900 MHz and 875 MHz respectively. It then configures 3 output channels to generate clocks of 0.35 MHz, 0.25 MHz and 0.3 MHz from the two PLLs. The remainder of the document contains register maps for programming the chip.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Download as txt, pdf, or txt
    14 views6 pages

    Si5351A BXXXXX GT

    Uploaded by

    Antonello Sotgiu
    This document contains configuration settings for a Si5351A clock generator chip. It defines two PLL configurations operating at 25 MHz and 900 MHz and 875 MHz respectively. It then configures 3 output channels to generate clocks of 0.35 MHz, 0.25 MHz and 0.3 MHz from the two PLLs. The remainder of the document contains register maps for programming the chip.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Download as txt, pdf, or txt
    of 6

    # Do not modify the contents of this file.

    # This file is for factory NVM programming.


    #BEGIN_PROFILE
    # Name: 1
    #Profile = 1
    #BEGIN_HEADER
    # Date = Friday, August 12, 2022 6:46 AM
    # File version = NVM 3
    # Software Name = ClockBuilder Desktop
    # Software version = 6.2.1
    # Software date = May 13, 2014
    # Chip = Si5351A
    # Part Number = Si5351A-x-GT
    #END_HEADER
    # I2C address = 0x60
    #XTAL (MHz) = 25.000000000
    #Mode = Automatic
    #PLL A
    # Input Frequency (MHz) = 25.000000000
    # F divider = 1
    # PFD (MHz) = 25.000000000
    # VCO Frequency (MHz) = 900.000000000
    # Feedback Divider = 36
    # Internal Load Cap (pf) = 10
    # SSC disabled
    #PLL B
    # Input Frequency (MHz) = 25.000000000
    # F divider = 1
    # PFD (MHz) = 25.000000000
    # VCO Frequency (MHz) = 875.000000000
    # Feedback Divider = 35
    # Pull Range (±ppm) = 0.0
    #Output Clocks
    #Channel 0
    # Output Frequency (MHz) = 0.350000000
    # Multisynth Output Frequency (MHz) = 0.700000000
    # Multisynth Divider = 1250
    # R Divider = 2
    # PLL source = PLLB
    # Initial phase offset (ns) = 0.000
    # Error (ppm) = 0.0000
    # Powered = On
    # Inverted = No
    # Drive Strength = b11
    # Disable State = Low
    # Clock Source = b11
    #Channel 1
    # Output Frequency (MHz) = 0.250000000
    # Multisynth Output Frequency (MHz) = 0.500000000
    # Multisynth Divider = 1800
    # R Divider = 2
    # PLL source = PLLA
    # Initial phase offset (ns) = 0.000
    # Error (ppm) = 0.0000
    # Powered = On
    # Inverted = No
    # Drive Strength = b11
    # Disable State = Low
    # Clock Source = b11
    #Channel 2
    # Output Frequency (MHz) = 0.300000000
    # Multisynth Output Frequency (MHz) = 0.600000000
    # Multisynth Divider = 1500
    # R Divider = 2
    # PLL source = PLLA
    # Initial phase offset (ns) = 0.000
    # Error (ppm) = 0.0000
    # Powered = On
    # Inverted = No
    # Drive Strength = b11
    # Disable State = Low
    # Clock Source = b11
    #Channel 3
    # Powered = Off
    #Channel 4
    # Powered = Off
    #Channel 5
    # Powered = Off
    #Channel 6
    # Powered = Off
    #Channel 7
    # Powered = Off
    #
    #REGISTER_MAP
    0,00h
    1,00h
    2,18h
    3,00h
    4,00h
    5,FFh
    6,00h
    7,00h
    8,00h
    9,00h
    10,00h
    11,00h
    12,00h
    13,00h
    14,00h
    15,00h
    16,6Fh
    17,4Fh
    18,4Fh
    19,80h
    20,80h
    21,80h
    22,C0h
    23,80h
    24,00h
    25,00h
    26,00h
    27,01h
    28,00h
    29,10h
    30,00h
    31,00h
    32,00h
    33,00h
    34,00h
    35,01h
    36,00h
    37,0Fh
    38,80h
    39,00h
    40,00h
    41,00h
    42,00h
    43,01h
    44,12h
    45,6Fh
    46,00h
    47,00h
    48,00h
    49,00h
    50,00h
    51,01h
    52,13h
    53,82h
    54,00h
    55,00h
    56,00h
    57,00h
    58,00h
    59,01h
    60,12h
    61,ECh
    62,00h
    63,00h
    64,00h
    65,00h
    66,00h
    67,00h
    68,00h
    69,00h
    70,00h
    71,00h
    72,00h
    73,00h
    74,00h
    75,00h
    76,00h
    77,00h
    78,00h
    79,00h
    80,00h
    81,00h
    82,00h
    83,00h
    84,00h
    85,00h
    86,00h
    87,00h
    88,00h
    89,00h
    90,00h
    91,00h
    92,00h
    93,00h
    94,00h
    95,00h
    96,00h
    97,00h
    98,00h
    99,00h
    100,00h
    101,00h
    102,00h
    103,00h
    104,00h
    105,00h
    106,00h
    107,00h
    108,00h
    109,00h
    110,00h
    111,00h
    112,00h
    113,00h
    114,00h
    115,00h
    116,00h
    117,00h
    118,00h
    119,00h
    120,00h
    121,00h
    122,00h
    123,00h
    124,00h
    125,00h
    126,00h
    127,00h
    128,00h
    129,00h
    130,00h
    131,00h
    132,00h
    133,00h
    134,00h
    135,00h
    136,00h
    137,00h
    138,00h
    139,00h
    140,00h
    141,00h
    142,00h
    143,00h
    144,00h
    145,00h
    146,00h
    147,00h
    148,00h
    149,00h
    150,00h
    151,00h
    152,00h
    153,00h
    154,00h
    155,00h
    156,00h
    157,00h
    158,00h
    159,00h
    160,00h
    161,00h
    162,00h
    163,00h
    164,00h
    165,00h
    166,00h
    167,00h
    168,00h
    169,00h
    170,00h
    171,00h
    172,00h
    173,00h
    174,00h
    175,00h
    176,00h
    177,00h
    178,00h
    179,00h
    180,00h
    181,30h
    182,00h
    183,D2h
    184,60h
    185,60h
    186,00h
    187,C0h
    188,00h
    189,00h
    190,00h
    191,2Ch
    192,12h
    193,34h
    194,13h
    195,3Ch
    196,12h
    197,00h
    198,00h
    199,00h
    200,00h
    201,00h
    202,00h
    203,00h
    204,00h
    205,80h
    206,00h
    207,00h
    208,00h
    209,00h
    210,00h
    211,00h
    212,00h
    213,00h
    214,00h
    215,00h
    216,00h
    217,00h
    218,00h
    219,00h
    220,00h
    221,0Dh
    222,00h
    223,00h
    224,00h
    225,00h
    226,00h
    227,00h
    228,00h
    229,00h
    230,00h
    231,00h
    232,00h
    #END_REGISTER_MAP
    #END_PROFILE
    # CHECKSUM = B867CB68FBCC7EA7F0878F9F2651179BEFA362AB

    You might also like