52 Yash Thakur (DLCA) Experiment No 5

Digital Logic & Computer Organization and Architecture.
Name: Yash Uttam Thakur.

Roll No: 52
Div: B.
UIDNO: 121CP3224A.
Branch: Computer.
Experiment No 5
Aim: To implement 4-bit Arithmetic Logic Unit.
Objective: To understand behavior of arithmetic logic unit from working module and
designing.
v en parameter.
Fig 1: 4-bit ALU block is combined using 4 1-bit ALU block

Design Issues:
The circuit functionality of a 1-bit ALU is shown here, depending upon the control signal S1 and
S0 the circuit operates as follows:
for Control signal S1 = 0, S0 = 0, the output is A And B,
for Control signal S1 = 0, S0 = 1, the output is A Or B,
for Control signal S1 = 1 , S0 = 0, the output is A Xor B,
for Control signal S1 = 1, S0 = 1, the output is A Add B.
Fig 2: Truth Table of 4-bit ALU

Procedure:
Start the simulator as directed. This simulator supports 5-valued logic. To design the circuit,
we need 4 1-bit ALU, 11 Bit switch (to give input, which will toggle its value with a double
click), 5 Bit displays (for seeing output), wires. The pin configuration of a component is shown
whenever the mouse is hovered on any canned component of the palette. Pin numbering starts
from 1 and from the bottom left corner (indicating with the circle) and increases anticlockwise.
For 1-bit ALU input A0 is in pin-9,B0 is in pin-10, C0 is in pin-11(this is input carry), for
selection of operation, S0 is in pin-12, S1 is in pin-13, output F is in pin-8 and output carry is
pin-7Click on the 1-bit ALU component (in the Other Component drawer in the pallet) and
then click on the position of the editor window where you want to add the
component (no dragand drop, simple click will serve the purpose), likewise add 3 more 1-bit
ALU (from the other Component drawer in the pallet), 11 Bit switches and 5 Bit Displays
(from Display and Input drawer of the pallet, if it is not seen scroll down in the drawer), 3
digital display and 1-bit Displays (from Display and Input drawer of the pallet, if it is not seen
scroll down in the drawer)To connect any two components, select the Connection menu of
Palette, and then click on the Source terminal and click on the target terminal. According to
the circuit diagram connect all the components. Connect the Bit switches with the inputs and
Bit displays component with the outputs. After the connection is over click the selection tool
in the pallete.
the output,in the screenshotdiagram we have given the value of S1 S0=11

perform add operationand two number input as A0 A1 A2 A3=0010 and B0
B3=0100 so get outputF0 F1 F2 F3=0110 as sum and 0 as carry which is indee
operation.you can also use many other combinationof different values and
result. The operationsare implementedusing the truth table for 4 bit ALU giv
theory.
Fig 3: Circuit diagram of 4-bit ALU

Industrial Application: ALU is designed to perform complex functions in a system, the
resulting higher circuit complexity, cost, power consumption and larger size makes this
impractical in many cases. ALU is a group of simple ALUs that calculates a square root in stages,
with intermediate results passing through ALUs arranged like a factory production line.
Conclusion: Hence we have implemented, simulated, analyzed 4-bit ALU.
QUESTIONS:
1.Both the ALU and control unit of CPU employ special program storage which is called?
Registers.
Buffers.
Decoders.
Multiplexers.
2. On which factor the number of functions realized by a decoder depends?
Number of gates.
Fanout capacity.
Both.
None of these.
3.The number of levels in the design of a 64 X 1mux using 4X 1 mux?
4
5
3
2
4. A switching function is symmetric with respect toa set of literals if and only if the function
remains unchanged after?
Any premutation of literals.

All the literals are changed in clockwise order.
Two of these literals are interchanged.
All the literals are changed in anticlockwise order.
5. How many 3-to-8-line decoders are required for a 1-of-32 decoder?
8
1
4
6. Describe the schematic diagram, how ALU is connected to the processor registers through
common bus.

52 Yash Thakur (DLCA) Experiment No 5

Uploaded by

Copyright:

Available Formats

52 Yash Thakur (DLCA) Experiment No 5

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

52 Yash Thakur (DLCA) Experiment No 5

Uploaded by

Copyright:

Available Formats

Digital Logic & Computer Organization and Architecture.

Name: Yash Uttam Thakur.

Fig 1: 4-bit ALU block is combined using 4 1-bit ALU block

Fig 2: Truth Table of 4-bit ALU

the output,in the screenshotdiagram we have given the value of S1 S0=11

Fig 3: Circuit diagram of 4-bit ALU

Conclusion: Hence we have implemented, simulated, analyzed 4-bit ALU.

2. On which factor the number of functions realized by a decoder depends?

3.The number of levels in the design of a 64 X 1mux using 4X 1 mux?

Any premutation of literals.

5. How many 3-to-8-line decoders are required for a 1-of-32 decoder?

You might also like