"Multi retention level STT-RAM cache designs with a dynamic refresh scheme."

Zhenyu Sun et al. (2011)

> Home

Details and statistics

DOI: 10.1145/2155620.2155659

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  authority control:
- export record
  dblp key:
  - conf/micro/SunBLWOZW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/SunBLWOZW11
Zhenyu Sun, Xiuyuan Bi, Hai (Helen) Li, Weng-Fai Wong, Zhong-Liang Ong, Xiaochun Zhu, Wenqing Wu:
Multi retention level STT-RAM cache designs with a dynamic refresh scheme. MICRO 2011: 329-338

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.