"A CMOS 10 Gb/s clock and data recovery circuit with a novel adjustable ..."

Xinyu Chen, Michael M. Green (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2016-05-20

- no documents available
- export record
  dblp key:
  - conf/iscas/ChenGr04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenGr04
Xinyu Chen, Michael M. Green:
A CMOS 10 Gb/s clock and data recovery circuit with a novel adjustable K_pd phase detector. ISCAS (4) 2004: 301-304

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.