Lecture 2.3: FET Introduction
Lecture 2.3: FET Introduction
Lecture 2.3: FET Introduction
EE 21 Slides (AAMS) 1
JFET Construction
1/30/2012
Pinch-off condition
This value is constant even if VGS is applied, though it will not be reached if VGS is present
10
11
12
1/30/2012
Ohmic Region
The region to the left of the pinch-off locus is known as the ohmic region or the voltagecontrolled resistance region. ro is the resistance at VGS = 0, rd is the resistance at a voltage level VGS.
Summary of Operation
1. Maximum Drain Current = IDSS, occurs at VGS = 0 and VDS |VP|. 2. Maximum possible ID is reduced by application of VGS voltage, and ID = 0 for |VGS| > |VP| (VGS is more negative than VP).
13
14
Summary of Operation
3. For |VP| |VGS| 0 V, 0 mA ID IDSS. Meaning, for varying levels of VGS, the drain current varies accordingly.
Summary of Operation
Recall that for a BJT, IC = IB; i.e. IC = f(IB) In the same manner, a JFETs ID and VGS are related as defined by SHOCKLEYS EQUATION:
Note that we used N-Channel JFETs in this discussion. For Pchannel JFETs, the biasing polarities , current directions, and thresholds will just be reversed! 15
This will help us construct the input characteristics of the JFET under bias.
16
Shockley Curve
The curve of the input characteristics as defined by the Shockleys equation. For decent approximation, four points are chosen for the graphical solution. 1. VGS = 0 ID = IDSS 2. VGS = VP ID = 0 3. VGS = VP ID = IDSS 4. VGS = 0.3VP ID = IDSS/2
17
18