Brkarc 2099
Brkarc 2099
Brkarc 2099
Kenny Lei
Technical Marketing Engineer
BRKARC-2099
#CiscoLive
Cisco Webex App
Questions?
Use Cisco Webex App to chat
with the speaker after the session
How
1 Find this session in the Cisco Live Mobile App
2 Click “Join the Discussion”
3 Install the Webex App or go directly to the Webex space Enter your personal notes here
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 4
Digital trends shaping the future of business
Hybrid work
Work from home | Work from anywhere | Work from office
Industry 4.0
Wireless | Automation | Internet of Things | AI/ML
Hybrid cloud
Private cloud | Hybrid cloud | Public cloud
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 5
New Access requirements for Future Campus
Distribution/Core/Edge Higher Speeds, Scale, Buffer, etc.
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 6
Catalyst 9000X – Expanding industry leadership
Adding the “X factor” to the industry’s leading switching family
Cisco Silicon One™ Q200
400G, deep buffers
480G/slot, IPsec,
100G uplinks
Distributed access IPsec, 1T stacking,
with SD-Access edge 100G uplinks,
node, ZTP, FNF, enhanced app hosting
256-bit MACsec
Q3CY22
Catalyst
9600X models
Catalyst
9400X models Catalyst
Catalyst 9500X model
Catalyst Catalyst
Catalyst® 9300X models 9000 Catalyst 9600 Series
9200CX Series 9500 Series
Catalyst switching
9400 Series
Catalyst
platform
Catalyst 9300 Series
9200 Series
Cisco Open
ASIC Cisco
IOS® XE
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 7
Cisco ASICs
Cisco UADPs and Silicon One
Catalyst 9000 Series – Common Building Blocks
ASICs
Same binary image for both UADP and Silicon One C9K platforms*
* C9200 uses IOS XE Lite
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 9
Customizable ASIC 36-MB
UADP 3.0 templates unified buffer
1G, 10G,
Up to 1.6 TB
25G, 40G, and 100G
bandwidth
speeds
~20B transistors
16-nm technology
Up to 1000Mpps Up to 1.6Tbps ASIC
throughput Interconnect
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 10
UADP 2.0XL and 3.0 ASIC comparison
Capabilities (per ASIC) UADP 2.0XL UADP 3.0
Switching and forwarding capacity 240 Gbps/360 Mpps 1.6 Tbps/1 Bpps
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 11
Cisco Silicon One™
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 12
Cisco Silicon One™ Q200
Industry leading Switching and Routing Silicon
Industry Leading
12.8T System on Chip
2M IPv4
Fully P4 programmable enabling
8G HBM for
deep buffers or 1M IPv6 feature velocity
route scale
✓ Scale
10x Routing & ✓ Scale
- Upto 128K MACs MPLS Scale - Upto 256K MACs
- Upto 256K Routes - Upto 2M Routes
- 108MB Buffers (3x 36MB) - 80MB + 8GB Buffers
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 14
Catalyst 9500X/9500
Cisco Catalyst 9500 Series
Purpose-built fixed core/aggregation switches
Catalyst® 9500X - Extending
UADP 2.0XL UADP 3.0 Silicon One Q200 Cisco® Catalyst® 4500-X and
6800 Series leadership in fixed
core
8x 400GE Density
C9500-16X
C9500-24Y4C
C9500-40X
C9500-24Q C9500-48Y4C
C9500X-28C8D
Pluggable SSD storage
C9500-12Q C9500-32QC
C9500-32C
USB 3.0
8 core CPU
Customizable templates
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 16
Catalyst 9500 Series
Extending the Catalyst 9500 High-Performance Fixed Core
C9500-32C / C9500-32QC
Core C9500X-28C8D
C9500-48Y4C / C9500-24Y4C +
Total Capacity Edge Total Capacity
3.2 Tbps 2X 6.0 Tbps
32 x 100G or 36 x 100G or
48 x 25G + 4 x 100G 28 x 100G + 8 x 400G
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 17
IOS-XE 17.7.1
6.0 Tbps
C9500X-28C8D
Gen2 Fixed 1RU QSFP Switch - 36x 100G / 28x 100G + 8x 400G
• 1x Cisco SiliconOne Q200 ASIC
• 6.0 Tbps System Throughput
• 28x QSFP28 ports - 40/100GE
• 8x QSFPDD ports - 100/200*/400GE
• 1x 8C 2.4GHz x86 CPU with 2x 16GB (32GB) DDR4 DRAM
• 16GB Flash; Optional SSD (Up to 960G)
• 12x CDR5M PHYs
• MACSec, WAN-MACSec, ClearTag v3.4
• IEEE 1588 & PTPv2*
• Various SFP Breakout & QSA support*
*Hardware capable
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 18
C9500X-28C8D Block Diagram
Interfaces Console
& Mgmt0
SDRAM
Flash
PCIe
S1 Q200 ASIC Gen3 8-core x86 CPU
(12.8T)
2x 10G
KR
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 19
C9500X-28C8D
SFP breakout and QSA* support
4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP 4x SFP
Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout Breakout
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 20
C9500X – Reversible Airflow
• Color of Fan Unit handle/latch
Back to Front Front to Back
Port-side Exhaust represents direction of airflow Port-side Intake
• Different Fan PIDs for different
airflow directions
• Royal Blue – Back to Front
• Burgundy – Front to Back
• All Fans must be the same color
(direction) to work correctly
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 21
Catalyst 9600X/9600
Cisco Catalyst 9600 Series
Chassis
2 supervisor slots
Built-in RFID (dedicated)
Dimensions
Modular power (HxWxD inches)
supplies 13.95 x 17.4 x 16.1
(8RU)
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 23
Catalyst 9600 Series
Extending Modular Core with a Performance-Optimized Supervisor 2
SiliconOne
UADP
3.0 Q200
Gen1
1.2T /slot
Gen2
3.2T /slot
Supervisor 1 Supervisor 2
Total Capacity Total Capacity
4.8 Tbps 12.8 Tbps
Slot B/W Gen2
3.2T /slot
Slot B/W
1.2 Tbps Gen1 3X 3.2 Tbps
1.2T /slot
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 24
Cisco Catalyst 9600 Series
Supervisor 1
CPU
M.2 SATA SSD
16G DDR4 memory
(optional: up to 960G)
2x USB3
Blue Beacon
1x mini-B USB console
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 25
Cisco Catalyst 9600 Series
Supervisor 2
2x USB3
Blue Beacon
1x mini-B USB console
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 26
Architecture
Centralized architecture
• Centralized architecture =>
UADP3.0/ Supervisor x86 Uninterrupted
Silicon One
supervisor switchover
Forwarding Open Control plane
Features Cisco® containers • Centralized architecture
embedded controllers IOS-XE HA communication (Forwarding, queuing,
and security are done
on the supervisor) =>
Unlock new capability
Passive backplane Up to 6.4 T BW per slot with a supervisor upgrade
• Transparent line cards =>
Compatible with new sup
Line card Line card Line card • Passive backplane =>
High MTBF
PHY PHY PHY
• x86 CPU + storage =>
App hosting
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 27
Supervisor engine 1 – Block diagram
Switch backplane
1.6 Tbps
USB console/
2x USB3 Console/Mgmt SFP+
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 28
C9600X-SUP-2 Block Diagram
Switch backplane
M.2 SATA
SDRAM (optional)
Console
2x USB3 2x SFP+
& Mgmt0
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 29
Catalyst 9600/X:
Introducing the first 400G line cards in campus
Catalyst® 9606R Combo line cards
Shipping
C9600-LC-40YL4CD Dual-personality
line card
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 30
New
* Hardware capable
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 31
C9600-LC-40YL4CD Ports and Speeds Support
with Sup2: 3.2Tbps 40x 10/25/50*GE + 2x 40/100/200*GE + 2x 40/100/200*/400GE IOS-XE 17.7.1
QSFP56 QSFPDD
QSFP56 QSFPDD
QSFPD
QSFP28 D
QSFPD
QSFP28 D
* Hardware capable
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 32
Target: CYQ3 2022
C9600X-LC-32CD
Gen2 Module – 30 x QSFP28 + 2 x QSFP-DD 3.2
Tbps
• 3.2Tbps with Supervisor 2 Only
• 30 x QSFP28 ports, 40/100GE
• 2 x QSFP-DD ports, 40/100/200*/400GE
Supervisor 2
• NOT supported with Supervisor 1
• 8 x CDR5M + 2 x CDR5L PHYs
• MACSec, WAN-MACSec, ClearTag v3.4
Supervisor 1
• IEEE 1588 & PTPv2 (Precision Time Protocol)
• Hitless MUX (HMUX)
* Hardware capable
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 33
C9600X-LC-32CD
100G / 400G Port Modes
QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28
QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28
32x 100G
QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 N/A QSFPDD N/A QSFPDD
QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 QSFP28 N/A N/A N/A N/A
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 34
Gen1 Line-Cards Support with SUP2
Centralized Architecture
• Gen1 Line-Cards supported*
• Only PHYs on the Line-Cards
• All forwarding on the Supervisor (ASIC)
Additional Bandwidth ☺
• C9606 backplane traces support up to 56G PAM4
• Gen1 Line Cards now support up to 2.4T per Slot
• 24 x 100G QSFP on LC-24C
• 48 x 50G** SFP on LC-48YL
No MACsec support
• Q200 does not have onboard Crypto engine
• Gen2 LCs use newer CDR5M PHY for MACsec
• UADP has onboard MACsec engine
• Gen1 LCs use older CDR4 PHY (not MACsec capable)
30x 40/100G +
C9600-LC-32CD 2x 40/100/200G* and 400G
Q3CY22
MACsec and WAN MACsec (no 1G)
* Hardware capable
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 36
Features and
Scales
Features and Scales
Silicon One Q200 UADP 3.0
Default Maximum (Custom) Default Maximum (Custom)
MAC Addresses 128K 256K 80K 128K
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 38
Catalyst 9500X & 9600X – Things to know
Next Generation Core + Edge Switching with Silicon One™ Q200
C9600X-SUP-2 + LC-40YL4CD C9500X-28C8D
• Up to 256K MAC entries Custom SDM template. • Up to 128K MAC entries with Custom SDM template
Large MAC Table • Shared with other features • MAC shared with LPM, etc. in same 416K ASIC memory
• Q200 has 80MB local (low-latency) + 8GB HBM (High Bandwidth Memory) buffer memory.
• Max 36MB unified buffer memory per ASIC
VoQ QoS + HBM • Q200 uses a Virtual Output Queue (VoQ) architecture. All queuing and policing policies
• Supports both Ingress/Egress queuing & policing
applied on Ingress.
• 8K IPv4, 4K IPv6 ACL TCAM entries.
• 64K ACL TCAM entries per ASIC
OGACL & SGACL • Object-Group & Security-Group ACLs use CEM to map IP-to-Group label, TCAM only uses
• Object-group expand into the TCAM space
L4 ACEs. (OG/SG ACL design is optimal for layer 3 environment).
• Q200 does not have built-in crypto engine.
• UADP3 has built-in MACsec crypto (speed of ASIC)
LAN & WAN-MACsec • C9500X & C9600X-LC uses new CDR5M PHY (400Gbps Full-Duplex). CDR5M provides line-
• UADP3 only supports LAN MACsec (no WAN-MACsec)
rate (8x 400G = 3.2T) 802.1ae (LAN) MACsec and WAN-MACsec.
• Q200 does not have built-in Flow Cache memory (no hardware-based Netflow).
• UADP3 has built-in (HW) FNF, max 64K entries per ASIC
Flexible NetFlow* • C9500X & C9600X uses new Software-based FNF (≤ 2M entries), with a dedicated CPU core
• FNF shared with LPM, etc. in same 416K ASIC memory
(~2Mpps). FNF sampler rate 1:1000, ~10Tbps of 512-Byte packets = ~2Mpps.
* Roadmap
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 39
Why OGACL/SGACL in Campus Core?
Object-Group ACLs for IP Scalable-Groups for SDA
C9500X/9600X C9500X/9600X
Core Switches CP/Border Nodes
C B C B
WAN/DC/SP WAN/DC/SP
IP SDA
Network E
Fabric E E
Object-Groups map IP/mask to Labels in CEM Scalable-Groups map IP/mask to Labels in CEM
• User defines IP/masks to simple OG name • ISE/DNAC defines IP/masks to simple SG name
• OGID labels are stored in Exact Match table • SGT labels are stored in Exact Match table
OGACL ACEs take minimal space in ACL TCAM SGACL ACEs take minimal space in ACL TCAM
• Only the Permit/Deny ACEs in TCAM • Only the Permit/Deny ACEs in TCAM
• OGACLs with same ACEs can reuse entries • SGACLs with same ACEs can reuse entries
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 40
Traditional ACL vs Group-Based ACL
Traditional ACL: One TCAM entry per ACL entry
perrmit udp 172.25.37.0/24 any 172.25.99.0/24 any
Src Dst Src Dst Other
IP Addr IP Addr Prot Por Por Fields Traditional Key perrmit udp 172.25.39.0/24 any 172.25.99.0/24 any
t t perrmit udp 172.25.45.0/24 any 172.25.99.0/24 any
perrmit udp 172.25.47.0/24 any 172.25.99.0/24 any
perrmit udp 172.25.51.0/24 any 172.25.99.0/24 any
perrmit udp 172.25.55.0/24 any 172.25.99.0/24 any
Free
Src Dest Free
Group Group
LPM LPM
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 41
Catalyst 9500/X & 9600/X Series Core Positioning
Next Generation Core + Edge Switching with Silicon One™ Q200
Ideal for C6K non-XL deployment migration Ideal for C6K XL deployment migration
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 42
WAN MACsec overview and use cases
Enabled in hardware on Catalyst 9000 Switches
• Hop-by-hop encryption
• Directly connected Layer 2 links only
“ “
Existing Hardware
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 44
App Hosting
M2 SATA M2 SATA
Up to 90GB Up to 960GB
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 45
StackWise Virtual
SW-1 SW-2
• Simplify Operations by
C9500
SVL and DAD
C9500
Eliminating STP, FHRP and
Multiple Touch-Points
SW-1 SW-2
• Double Bandwidth & Reduce
SVL Latency with Active-Active
Multi-chassis EtherChannel
DAD (MEC)
• Minimizes Convergence with
Sub-second Stateful and
Graceful Recovery (SSO/NSF)
• Supported on all the UADP base platform today
• Roadmap for the Silicon One ASIC platforms
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 46
Summary
The Catalyst 9000 Core and Dist Switches
Powering the cloud scale world
Catalyst 9500 • 32x 100G; or 28x 100G + 400G; or High Availability (SSO/ISSU)
24x 100G + 2x 400G
Powered by UADP 3.0 • 24 x 100G / 40G
Application Hosting
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 49
Pay for Learning with
Cisco Learning Credits
Cisco Learning and Certifications (CLCs) are prepaid training
vouchers redeemed directly
From technology training and team development to Cisco certifications and learning with Cisco.
plans, let us help you empower your business and career. www.cisco.com/go/certs
Here at the event? Visit us at The Learning and Certifications lounge at the World of Solutions
#CiscoLive BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 50
• Visit the Cisco Showcase
for related demos
BRKARC-2099 © 2022 Cisco and/or its affiliates. All rights reserved. Cisco Public 51
Thank you
#CiscoLive
#CiscoLive