Synchronous Dram: Pin Assignment (Top View) 54-Pin TSOP Features

www.DataSheet4U.
com 128Mb: x4, x8, x16 SDRAM
SYNCHRONOUS DRAM
FEATURES
PC100-, and PC133-compliant Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can be changed every clock cycle Internal banks for hiding row access/precharge Programmable burst lengths: 1, 2, 4, 8, or full page Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes Self Refresh Mode; standard and low power 64ms, 4,096-cycle refresh LVTTL-compatible inputs and outputs Single +3.3V 0.3V power supply
MT48LC32M4A2 8 Meg x 4 x 4 banks MT48LC16M8A2 4 Meg x 8 x 4 banks MT48LC8M16A2 2 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
PIN ASSIGNMENT (Top View) 54-Pin TSOP

x4 x8 x16
NC
x16 x8 x4
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28
NC DQ0
NC NC
NC DQ1
OPTIONS
Configurations 32 Meg x 4 (8 Meg x 4 x 4 banks) 16 Meg x 8 (4 Meg x 8 x 4 banks) 8 Meg x 16 (2 Meg x 16 x 4 banks) WRITE Recovery (tWR) t WR = 2 CLK1 Package/Pinout Plastic Package OCPL2 54-pin TSOP II (400 mil) 60-ball FBGA (8mm x 16mm) 60-ball FBGA (11mm x 13mm) Timing (Cycle Time) 10ns @ CL = 2 (PC100) 7.5ns @ CL = 3 (PC133) 7.5ns @ CL = 2 (PC133) Self Refresh Standard Low power Operating Temperature Range Commercial (0oC to +70oC) Industrial (-40oC to +85oC)
Part Number Example:
MARKING
32M4 16M8 8M16 A2
NC
NC
TG FB 3,6 FC 3,6 -8E -75 -7E

3,4,5
VDD DQ0 DQ0 - VDDQ NC DQ1 DQ1 DQ2 - VssQ NC DQ3 DQ2 DQ4 - VDDQ NC DQ5 DQ3 DQ6 - VssQ NC DQ7 VDD NC DQML - WE# - CAS# - RAS# CS# BA0 BA1 A10 A0 A1 A2 A3 VDD -
Vss DQ15 DQ7 VssQ DQ14 NC DQ13 DQ6 VDDQ DQ12 NC DQ11 DQ5 VssQ DQ10 NC DQ9 DQ4 VDDQ DQ8 NC Vss NC DQMH DQM CLK CKE NC A11 A9 A8 A7 A6 A5 A4 Vss -
NC
NC DQ3
NC NC
NC DQ2
NC
DQM
Note: The # symbol indicates signal is active LOW. A dash () indicates x8 and x4 pin function is same as x16 pin function. 32 Meg x 4 16 Meg x 8 8 Meg x 16 8 Meg x 4 x 4 banks 4 Meg x 8 x 4 banks 2 Meg x 16 x 4 banks 4K 4K 4K 4K (A0A11) 4 (BA0, BA1) 2K (A0A9, A11) 4K (A0A11) 4 (BA0, BA1) 1K (A0A9) 4K (A0A11) 4 (BA0, BA1) 512 (A0A8)
Configuration Refresh Count Row Addressing Bank Addressing Column Addressing
None L None IT 3
KEY TIMING PARAMETERS

SPEED GRADE -7E -7E -75 -8E 3,4,5 -75 -8E 3 ,4,5 CLOCK ACCESS TIME SETUP FREQUENCY CL = 2* CL = 3* TIME 143 MHz 133 MHz 133 MHz 125 MHz 100 MHz 100 MHz 5.4ns 6ns 6ns 5.4ns 5.4ns 6ns 1.5ns 1.5ns 1.5ns 2ns 1.5ns 2ns HOLD TIME 0.8ns 0.8ns 0.8ns 1ns 0.8ns 1ns
MT48LC16M8A2TG-7E
NOTE: 1. 2. 3. 4. 5. 6. Refer to Micron Technical Note: TN-48-05. Off-center parting line. Consult Micron for availability. Not recommended for new designs. Shown for PC100 compatability. See page 59 for FBGA Device Marking Table.
*CL = CAS (READ) latency
128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2001, Micron Technology, Inc.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM
FBGA BALL ASSIGNMENT (Top View) 32 Meg x 4 8 x 16mm and 11 x 13mm

1 2 3 4 5 6 7 8 A B C D E F G H J K L M N P R
NC NC VDDQ NC NC VDDQ NC NC NC NC NC A11 A8 A6 A4 Vss VssQ DQ3 NC VssQ DQ2 NC Vss DQM CK CKE A9 A7 A5 Vss VDD VDDQ DQ0 NC VDDQ DQ1 NC VDD WE# RAS# NC BA1 A0 A2 VDD NC NC VssQ NC NC VssQ NC NC CAS# NC CS# BA0 A10 A1 A3
16 Meg x 8 8 x 16mm and 11 x 13mm

1 2 3 4 5 6 7 8 A B C D E F G H J K L M N P R
DQ7 NC VDDQ DQ5 NC VDDQ NC NC NC NC NC A11 A8 A6 A4 Vss VssQ DQ6 NC VssQ DQ4 NC Vss DQM CK CKE A9 A7 A5 Vss VDD VDDQ DQ1 NC VDDQ DQ3 NC VDD WE# RAS# NC BA1 A0 A2 VDD DQ0 NC VssQ DQ2 NC VssQ NC NC CAS# NC CS# BA0 A10 A1 A3
Depopulated Balls
Depopulated Balls
128Mb SDRAM PART NUMBERS

PART NUMBER MT48LC32M4A2TG MT48LC32M4A2FC* MT48LC32M4A2FB* MT48LC16M8A2TG MT48LC16M8A2FC* MT48LC16M8A2FB* MT48LC8M16A2TG ARCHITECTURE 32 Meg x 4 32 Meg x 4 32 Meg x 4 16 Meg x 8 16 Meg x 8 16 Meg x 8 8 Meg x 16
*See page 59 for FBGA Device Marking Table.
GENERAL DESCRIPTION
The Micron 128Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4s 33,554,432-bit banks is organized as 4,096 rows by 2,048 columns by 4 bits. Each of the x8s 33,554,432-bit banks is organized as 4,096 rows by 1,024 columns by 8 bits. Each of the x16s 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank;
A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a selftimed row precharge that is initiated at the end of the burst sequence. The 128Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless high-speed, random-access operation. The 128Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible. SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic columnaddress generation, the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.
TABLE OF CONTENTS
Functional Block Diagram 32 Meg x 4 ................ Functional Block Diagram 16 Meg x 8 ................ Functional Block Diagram 8 Meg x 16 ................ Pin Descriptions ..................................................... Functional Description ......................................... Initialization ...................................................... Register Definition ............................................ mode register ................................................ Burst Length ............................................ Burst Type ............................................... CAS Latency ............................................ Operating Mode ...................................... Write Burst Mode .................................... Commands ............................................................. Truth Table 1 (Commands and DQM Operation) ............ Command Inhibit ............................................. No Operation (NOP) .......................................... Load mode register ............................................ Active ................................................................ Read ................................................................ Write ................................................................ Precharge ........................................................... Auto Precharge .................................................. Burst Terminate ................................................. Auto Refresh ...................................................... Self Refresh ........................................................ Operation ................................................................ Bank/Row Activation ........................................ Reads ................................................................ Writes ................................................................ Precharge ........................................................... Power-Down ...................................................... Clock Suspend ................................................... Burst Read/Single Write .................................... 5 6 7 8 9 9 9 9 9 10 11 11 11 12 12 13 13 13 13 13 13 13 13 13 14 14 15 15 16 22 24 24 25 25 Concurrent Auto Precharge .............................. Truth Table 2 (CKE) ................................................ Truth Table 3 (Current State, Same Bank) ..................... Truth Table 4 (Current State, Different Bank) ................. Absolute Maximum Ratings ................................... DC Electrical Characteristics and Operating Conditions ................................... IDD Specifications and Conditions ......................... Capacitance ............................................................ 26 28 29 31 33 33 33 34
AC Electrical Characteristics and Recommended Operating Conditions (Timing Table) ............. 34 Timing Waveforms Initialize and Load mode register ...................... Power-Down Mode ............................................ Clock Suspend Mode ......................................... Auto Refresh Mode ............................................ Self Refresh Mode .............................................. Reads Read Without Auto Precharge ................... Read With Auto Precharge ........................ Single Read Without Auto Precharge ........ Single Read With Auto Precharge ............. Alternating Bank Read Accesses ................... Read Full-Page Burst .................................. Read DQM Operation ................................ Writes Write Without Auto Precharge ................. Write With Auto Precharge ....................... Single Write Without Auto Precharge ....... Single Write With Auto Precharge ............ Alternating Bank Write Accesses ................. Write Full-Page Burst ................................. Write DQM Operation .............................. 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
FUNCTIONAL BLOCK DIAGRAM 32 Meg x 4 SDRAM
CKE CLK CS# WE# CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
BANK0 ROWADDRESS LATCH & DECODER
4096
BANK0 MEMORY ARRAY (4,096 x 2,048 x 4)
1 DQM
SENSE AMPLIFIERS 4 4096
DATA OUTPUT REGISTER
2 A0-A11, BA0, BA1 ADDRESS REGISTER BANK CONTROL LOGIC
14
I/O GATING DQM MASK LOGIC READ DATA LATCH WRITE DRIVERS 4 2048 (x4)
DQ0DQ3
DATA INPUT REGISTER
COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH 11
11
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
4096
BANK0 MEMORY ARRAY (4,096 x 1,024 x 8)
DQM
A0-A11, BA0, BA1
14
ADDRESS REGISTER
BANK CONTROL LOGIC
DQ0DQ7
DATA INPUT REGISTER
COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH

10
10
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
4096
BANK0 MEMORY ARRAY (4,096 x 512 x 16)
2 DQML, DQMH
2 A0-A11, BA0, BA1 ADDRESS REGISTER BANK CONTROL LOGIC
14
16
DQ0DQ15
DATA INPUT REGISTER
COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH 9
PIN DESCRIPTIONS
TSOP PIN NUMBERS 38 SYMBOL CLK TYPE Input DESCRIPTION Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers. Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters powerdown and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH. Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code. Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered. Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM. Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied. Address Inputs: A0-A11 are sampled during the ACTIVE command (rowaddress A0-A11) and READ/WRITE command (column-address A0-A9, A11 [x4]; A0-A9 [x8]; A0-A8 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 [HIGH]) or bank selected by BA0, BA1 (A10 [LOW]). The address inputs also provide the op-code during a LOAD MODE REGISTER command. Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4). Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4). Data Input/Output: Data bus for x4. No Connect: These pins should be left unconnected. Address input (A12) for the 256Mb and 512Mb devices DQ Power: Isolated DQ power on the die for improved noise immunity. DQ Ground: Isolated DQ ground on the die for improved noise immunity. Power Supply: +3.3V 0.3V. Ground.
37
CKE
Input
19
CS#
Input
16, 17, 18 39 15, 39
WE#, CAS#, RAS# x4, x8: DQM x16: DQML, DQMH
Input Input
20, 21 23-26, 29-34, 22, 35
BA0, BA1 A0-A11
Input Input
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 2, 5, 8, 11, 44, 47, 50, 53 5, 11, 44, 50 40 36 3, 9, 43, 49 6, 12, 46, 52 1, 14, 27 28, 41, 54
DQ0-DQ15 DQ0-DQ7 DQ0-DQ3 NC NC VDDQ VSSQ VDD VSS
x16: I/O x8: I/O x4: I/O Supply Supply Supply Supply
FUNCTIONAL DESCRIPTION
In general, the 128Mb SDRAMs (8 Meg x 4 x 4 banks, 4 Meg x 8 x 4 banks and 2 Meg x 16 x 4 banks) are quadbank DRAMs that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4s 33,554,432bit banks is organized as 4,096 rows by 2,048 columns by 4 bits. Each of the x8s 33,554,432-bit banks is organized as 4,096 rows by 1,024 columns by 8 bits. Each of the x16s 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0A11 select the row). The address bits (x4: A0-A9, A11; x8: A0-A9; x16: A0-A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.
Register Definition
MODE REGISTER The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power. Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation. Burst Length Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A9, A11 (x4), A1-A9 (x8), or A1-A8 (x16) when the burst length is set to two; by A2-A9, A11 (x4), A2-A9 (x8), or A2A8 (x16) when the burst length is set to four; and by A3-A9, A11 (x4), A3-A9 (x8), or A3-A8 (x16) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.
Initialization
SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied. Once the 100s delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.
Burst Type Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.
Table 1 Burst Definition

Burst Length Starting Column Order of Accesses Within a Burst Address Type = Sequential Type = Interleaved A0 0 1 A1 A0 0 0 0 1 1 0 1 1 A2 A1 A0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 0-1 1-0 0-1-2-3 1-2-3-0 2-3-0-1 3-0-1-2 0-1 1-0 0-1-2-3 1-0-3-2 2-3-0-1 3-2-1-0 0-1-2-3-4-5-6-7 1-0-3-2-5-4-7-6 2-3-0-1-6-7-4-5 3-2-1-0-7-6-5-4 4-5-6-7-0-1-2-3 5-4-7-6-1-0-3-2 6-7-4-5-2-3-0-1 7-6-5-4-3-2-1-0 Not Supported
2
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Bus
4
11 10 9 8 7 6 5 4 3 BT 2 1 0 Mode Register (Mx) Reserved* WB Op Mode CAS Latency Burst Length
*Should program M11, M10 = 0, 0 to ensure compatibility with future devices. M2 M1 M0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
Burst Length M3 = 0 1 2 4 8 Reserved Reserved Reserved Full Page M3 = 1 1 2 4 8 Reserved Reserved Reserved Reserved
Full Page (y)
0-1-2-3-4-5-6-7 1-2-3-4-5-6-7-0 2-3-4-5-6-7-0-1 3-4-5-6-7-0-1-2 4-5-6-7-0-1-2-3 5-6-7-0-1-2-3-4 6-7-0-1-2-3-4-5 7-0-1-2-3-4-5-6 Cn, Cn + 1, Cn + 2 n = A0-A11/9/8 Cn + 3, Cn + 4... Cn - 1, (location 0-y) Cn
M3 0 1
Burst Type Sequential Interleaved
M6 M5 M4 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
CAS Latency Reserved Reserved 2 3 Reserved Reserved Reserved Reserved
M8 0 -
M7 0 -
M6-M0 Defined -
Operating Mode Standard Operation All other states reserved
M9 0 1
Write Burst Mode Programmed Burst Length Single Location Access
NOTE: 1. For full-page accesses: y = 2,048 (x4), y = 1,024 (x8), y = 512 (x16). 2. For a burst length of two, A1-A9, A11 (x4), A1-A9 (x8) or A1-A8 (x16) select the block-of-two burst; A0 selects the starting column within the block. 3. For a burst length of four, A2-A9, A11 (x4), A2-A9 (x8) or A2-A8 (x16) select the block-of-four burst; A0-A1 select the starting column within the block. 4. For a burst length of eight, A3-A9, A11 (x4), A3A9 (x8) or A3-A8 (x16) select the block-of-eight burst; A0-A2 select the starting column within the block. 5. For a full-page burst, the full row is selected and A0-A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) select the starting column. 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block. 7. For a burst length of one, A0-A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.
Figure 1 Mode Register Definition
10
CAS Latency The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 2. Table 2 below indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.
T0 CLK COMMAND T1 T2 T3
Operating Mode The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result. Write Burst Mode When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.
Table 2 CAS Latency

ALLOWABLE OPERATING FREQUENCY (MHz) SPEED -7E -75 -8E CAS LATENCY = 2 133 100 100 CAS LATENCY = 3 143 133 125
READ
NOP tLZ
NOP tOH DOUT
DQ tAC CAS Latency = 2
T0 CLK COMMAND
T1
T2
T3
T4
READ
NOP
NOP tLZ
NOP tOH DOUT
DONT CARE UNDEFINED
Figure 2 CAS Latency
11
Commands
Truth Table 1 provides a quick reference of available commands. This is followed by a written description of each command. Three additional Truth Tables appear following the Operation section; these tables provide current state/next state information.
TRUTH TABLE 1 COMMANDS AND DQM OPERATION

(Note: 1) NAME (FUNCTION) COMMAND INHIBIT (NOP) NO OPERATION (NOP) ACTIVE (Select bank and activate row) READ (Select bank and column, and start READ burst) WRITE (Select bank and column, and start WRITE burst) BURST TERMINATE PRECHARGE (Deactivate row in bank or banks) AUTO REFRESH or SELF REFRESH (Enter self refresh mode) LOAD MODE REGISTER Write Enable/Output Enable Write Inhibit/Output High-Z
NOTE: 1. 2. 3. 4.
CS# RAS# CAS# WE# DQM H L L L L L L L L X H L H H H L L L X H H L L H H L L X H H H L L L H L X X X L/H8 L/H8 X X X X L H
ADDR X X Bank/Row Bank/Col Bank/Col X Code X Op-Code
DQs X X X X Valid Active X X X Active High-Z
NOTES
3 4 4 5 6, 7 2 8 8
5. 6. 7. 8.
CKE is HIGH for all commands shown except SELF REFRESH. A0-A11 define the op-code written to the mode register. A0-A11 provide row address, and BA0, BA1 determine which bank is made active. A0-A9; A11 (x4); A0-A9 (x8); or A0-A8 (x16) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are Dont Care. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW. Internal refresh counter controls row addressing; all inputs and I/Os are Dont Care except for CKE. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).
12
COMMAND INHIBIT The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected. NO OPERATION (NOP) The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. LOAD MODE REGISTER The mode register is loaded via inputs A0-A11. See mode register heading in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met. ACTIVE The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank. READ The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data. WRITE The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) selects the starting column location. The value on input A10 determines
whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location. PRECHARGE The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as Dont Care. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. AUTO PRECHARGE Auto precharge is a feature which performs the same individual-bank PRECHARGE function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet. BURST TERMINATE The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.
13
AUTO REFRESH AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum tRP has been met after the PRECHARGE command as shown in the operation section. The addressing is generated by the internal refresh controller. This makes the address bits Dont Care during an AUTO REFRESH command. The 128Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms (tREF), regardless of width option. Providing a distributed AUTO REFRESH command every 15.625s will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (tRFC), once every 64ms. SELF REFRESH The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM
retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become Dont Care with the exception of CKE, which must remain LOW. Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to tRAS and may remain in self refresh mode for an indefinite period beyond that. The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for tXSR because time is required for the completion of any internal refresh in progress. Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 15.625s or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.
14
Operation
BANK/ROW ACTIVATION Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be opened. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Figure 3). After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the tRCD specification. tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 4, which covers any case where 2 < tRCD (MIN)/tCK 3. (The same procedure is used to convert other specification limits from time units to clock cycles.) A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by tRC. A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by tRRD.
CLK CKE CS# HIGH
RAS#
CAS#
WE#
A0A10, A11
ROW ADDRESS
BA0, BA1
BANK ADDRESS
Figure 3 Activating a Specific Row in a Specific Bank
T0 CLK
T1
T2
T3
T4
COMMAND
ACTIVE
NOP
NOP
READ or WRITE
tRCD
DONT CARE
Example: Meeting
tRCD
Figure 4 (MIN) When 2 < tRCD (MIN)/tCK < 3
15
READs READ bursts are initiated with a READ command, as shown in Figure 5. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled. During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 6 shows general timing for each possible CAS latency setting.
Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A fullpage burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.) Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one.
CLK
CLK
T0
T1
T2
T3
CKE CS#
HIGH
COMMAND
READ
NOP tLZ
NOP tOH DOUT
DQ tAC
RAS#
CAS Latency = 2
CAS#
CLK
T0
T1
T2
T3
T4
WE# A0-A9, A11: x4 A0-A9: x8 A0-A8: x16 A11: x8 A9, A11: x16
ENABLE AUTO PRECHARGE
COMMAND
READ
NOP
NOP tLZ
NOP tOH DOUT
COLUMN ADDRESS
DONT CARE UNDEFINED
A10
DISABLE AUTO PRECHARGE BANK ADDRESS
BA0,1
Figure 6 CAS Latency
Figure 5 READ Command
16
This is shown in Figure 7 for CAS latencies of two and three; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architec-
ture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Figure 8, or each subsequent READ may be performed to a different bank.
T0 CLK
T1
T2
T3
T4
T5
T6
COMMAND
READ
NOP
NOP
NOP
READ
NOP
NOP
X = 1 cycle
ADDRESS
BANK, COL n
BANK, COL b
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DOUT b
T0 CLK
T1
T2
T3
T4
T5
T6
T7
COMMAND
READ
NOP
NOP
NOP
READ
NOP
NOP
NOP
X = 2 cycles
ADDRESS
BANK, COL n
BANK, COL b
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DOUT b
NOTE:
Each READ command may be to any bank. DQM is LOW.
DONT CARE
Figure 7 Consecutive READ Bursts
17
T0 CLK
T1
T2
T3
T4
T5
COMMAND
READ
READ
READ
READ
NOP
NOP
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
DQ
CAS Latency = 2
DOUT n
DOUT a
DOUT x
DOUT m
T0 CLK
T1
T2
T3
T4
T5
T6
COMMAND
READ
READ
READ
READ
NOP
NOP
NOP
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
DQ
CAS Latency = 3
DOUT n
DOUT a
DOUT x
DOUT m
NOTE:
Each READ command may be to any bank. DQM is LOW. DONT CARE
Figure 8 Random READ Accesses
18
Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixedlength READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/ O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go HighZ. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command. The DQM input is used to avoid I/O contention, as shown in Figures 9 and 10. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers)
to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure 10, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid. The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 9 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 10 shows the case where the additional NOP is needed.
T0 CLK DQM
T1
T2
T3
T4
T0 CLK DQM
T1
T2
T3
T4
T5
COMMAND ADDRESS
READ
NOP
NOP
NOP
WRITE
COMMAND ADDRESS
READ
NOP
NOP
NOP
NOP
WRITE
BANK, COL n
BANK, COL b
BANK, COL n
BANK, COL b
tCK tHZ DQ
DOUT n DIN b
tHZ DQ
DOUT n DIN b
tDS
tDS
NOTE:
A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. DONT CARE
NOTE:
A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.
Figure 9 READ to WRITE
Figure 10 READ to WRITE With Extra Clock Cycle
19
A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 11 for each possible CAS latency; data element n + 3 is either the last of a burst of four or the last
desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. Note that part of the row precharge time is hidden during the access of the last data element(s). In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the
T0 CLK
T1
T2
T3
T4
T5
T6
T7
t RP
COMMAND
READ
NOP
NOP
NOP
PRECHARGE X = 1 cycle
NOP
NOP
ACTIVE
ADDRESS
BANK a, COL n
BANK (a or all)
BANK a, ROW
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
T0 CLK
T1
T2
T3
T4
T5
T6
T7
t RP
COMMAND
READ
NOP
NOP
NOP
PRECHARGE
NOP
NOP
ACTIVE
X = 2 cycles
ADDRESS
BANK a, COL n
BANK (a or all)
BANK a, ROW
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
NOTE: DQM is LOW.
DONT CARE
Figure 11 READ to PRECHARGE
20
PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts. Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE com-
mand, provided that auto precharge was not activated. The BURST TERMINATE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 12 for each possible CAS latency; data element n + 3 is the last desired data element of a longer burst.
T0 CLK
T1
T2
T3
T4
T5
T6
COMMAND
READ
NOP
NOP
NOP
BURST TERMINATE X = 1 cycle
NOP
NOP
ADDRESS
BANK, COL n
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
T0 CLK
T1
T2
T3
T4
T5
T6
T7
COMMAND
READ
NOP
NOP
NOP
BURST TERMINATE
NOP
NOP
NOP
X = 2 cycles
ADDRESS
BANK, COL n
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
NOTE:
DQM is LOW.
DONT CARE
Figure 12 Terminating a READ Burst
21
WRITEs WRITE bursts are initiated with a WRITE command, as shown in Figure 13. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled. During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 14). A fullpage burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.) Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new
command applies to the new command. An example is shown in Figure 15. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 16, or each subsequent WRITE may be performed to a different bank.
T0 CLK T1 T2 T3
COMMAND
WRITE
NOP
NOP
NOP
ADDRESS
BANK, COL n
DQ
DIN n
DIN n+1
NOTE:
Burst length = 2. DQM is LOW.
CLK CKE CS# HIGH
Figure 14 WRITE Burst

T0 CLK T1 T2
RAS#
CAS#
COMMAND
WRITE
NOP
WRITE
WE# A0-A9, A11: x4 A0-A9: x8 A0-A8: x16 A11: x8 A9, A11: x16
ENABLE AUTO PRECHARGE
ADDRESS
COLUMN ADDRESS
BANK, COL n
BANK, COL b
DQ
DIN n
DIN n+1
DIN b
A10
DISABLE AUTO PRECHARGE
NOTE:
DQM is LOW. Each WRITE command may be to any bank. DONT CARE
BA0,1
BANK ADDRESS
Figure 13 WRITE Command

Figure 15 WRITE to WRITE 22

Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a READ command. Once the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in Figure 17. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued tWR after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a tWR of at
T0 CLK
T1
T2
T3
least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 18. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.
COMMAND
WRITE
WRITE
WRITE
WRITE
T0 CLK T1 T2 T3 T4 T5 T6
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
tWR@ tCK 15ns
DQM
DQ NOTE:
DIN n
DIN a
DIN x
DIN m
COMMAND
WRITE NOP
PRECHARGE
t RP NOP NOP ACTIVE NOP
Each WRITE command may be to any bank. DQM is LOW.
ADDRESS
BANK a, COL n
t WR
BANK (a or all)
BANK a, ROW
Figure 16 Random WRITE Cycles

T0 CLK T1 T2 T3 T4 T5
DQ
DIN n
DIN n+1
tWR@ tCK < 15ns
DQM
t RP
COMMAND ADDRESS
WRITE
NOP
NOP
PRECHARGE
NOP
NOP
ACTIVE
BANK a, COL n
t WR
BANK (a or all)
BANK a, ROW
COMMAND
WRITE
NOP
READ
NOP
NOP
NOP
DQ
DIN n
DIN n+1
ADDRESS
BANK, COL n
BANK, COL b
NOTE:
DQM could remain LOW in this example if the WRITE burst is a fixed length of two. DONT CARE
DQ NOTE:
DIN n
DIN n+1
DOUT b
DOUT b+1
The WRITE command may be to any bank, and the READ command may be to any bank. DQM is LOW. CAS latency = 2 for illustration.
Figure 18 WRITE to PRECHARGE
Figure 17 WRITE to READ

23
Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 19, where data n is the last desired data element of a longer burst.
T0 CLK
T1
T2
PRECHARGE The PRECHARGE command (see Figure 20) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as Dont Care. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. POWER-DOWN Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode. The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tCKS). See Figure 21.
COMMAND
WRITE
BURST TERMINATE
NEXT COMMAND
ADDRESS
BANK, COL n
(ADDRESS)
DQ
DIN n
(DATA)
Figure 19 Terminating a WRITE Burst

CLK
CLK
CKE CS#
HIGH
CKE
tCKS
(( )) (( ))
> tCKS
(( ))
COMMAND
NOP
RAS#
(( )) (( ))
NOP
ACTIVE
All banks idle Input buffers gated off Enter power-down mode. Exit power-down mode.
tRCD tRAS tRC DONT CARE
CAS#
WE#
A0-A9
Figure 21 Power-Down
All Banks Bank Selected
A10
BA0,1
BANK ADDRESS
Figure 20 PRECHARGE Command

24
CLOCK SUSPEND The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See examples in Figures 22 and 23.)
Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge. BURST READ/SINGLE WRITE The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).
T0 CLK T1 T2 T3 T4 T5 T6
T0 CLK
T1
T2
T3
T4
T5
CKE
CKE
INTERNAL CLOCK
INTERNAL CLOCK
COMMAND
READ
NOP
NOP
NOP
NOP
NOP
COMMAND
NOP
WRITE
NOP
NOP
BANK, COL n
ADDRESS
ADDRESS
BANK, COL n
DQ
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DIN
DIN n
DIN n+1
DIN n+2
NOTE: For this example, burst length = 4 or greater, and DM is LOW.
NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.
DONT CARE
Figure 22 Clock Suspend During WRITE Burst
Figure 23 Clock Suspend During READ Burst
25
CONCURRENT AUTO PRECHARGE An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. Micron SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below. READ with Auto Precharge 1. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to
T0 CLK
READ - AP BANK n
bank n will begin when the READ to bank m is registered (Figure 24). 2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 25).
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
READ - AP BANK m
NOP
NOP
NOP
NOP
Page Active
READ with Burst of 4
Interrupt Burst, Precharge t RP - BANK n
Idle tRP - BANK m Precharge
Internal States
BANK m
Page Active
ADDRESS DQ
BANK n, COL a
BANK m, COL d DOUT a DOUT a+1 DOUT d DOUT d+1
CAS Latency = 3 (BANK n) CAS Latency = 3 (BANK m)
NOTE: DQM is LOW.
Figure 24 READ With Auto Precharge Interrupted by a READ

T0 CLK
READ - AP BANK n Page Active WRITE - AP BANK m
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Interrupt Burst, Precharge tRP - BANK n
Idle t WR - BANK m Write-Back
Internal States
BANK m
BANK n, COL a
Page Active
WRITE with Burst of 4
ADDRESS 1 DQM DQ
BANK m, COL d
DOUT a CAS Latency = 3 (BANK n)
DIN d
DIN d+1
DIN d+2
DIN d+3
NOTE: 1. DQM is HIGH at T2 to prevent DOUT-a+1 from contending with DIN-d at T4. DONT CARE
Figure 25 READ With Auto Precharge Interrupted by a WRITE

26
WRITE with Auto Precharge 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 26).
4. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m (Figure 27).
T0 CLK
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
WRITE - AP BANK n
NOP
READ - AP BANK m
NOP
NOP
NOP
NOP
Page Active
Interrupt Burst, Write-Back tWR - BANK n
Precharge tRP - BANK n tRP - BANK m
Internal States
BANK m
Page Active
ADDRESS DQ
BANK n, COL a DIN a DIN a+1
BANK m, COL d DOUT d CAS Latency = 3 (BANK m) DOUT d+1
NOTE: 1. DQM is LOW.
Figure 26 WRITE With Auto Precharge Interrupted by a READ

T0 CLK
WRITE - AP BANK n WRITE - AP BANK m
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Page Active
Interrupt Burst, Write-Back tWR - BANK n
Precharge tRP - BANK n t WR - BANK m Write-Back
Internal States
BANK m
Page Active
ADDRESS DQ NOTE: 1. DQM is LOW.
BANK n, COL a DIN a DIN a+1 DIN a+2
BANK m, COL d DIN d DIN d+1 DIN d+2 DIN d+3
DONT CARE
Figure 27 WRITE With Auto Precharge Interrupted by a WRITE
27
TRUTH TABLE 2 CKE

(Notes: 1-4) CKEn-1 CKEn L L CURRENT STATE Power-Down Self Refresh Clock Suspend L H Power-Down Self Refresh Clock Suspend H L All Banks Idle All Banks Idle Reading or Writing H
NOTE: 1. 2. 3. 4. 5.
COMMANDn X X X COMMAND INHIBIT or NOP COMMAND INHIBIT or NOP X COMMAND INHIBIT or NOP AUTO REFRESH VALID See Truth Table 3
ACTIONn Maintain Power-Down Maintain Self Refresh Maintain Clock Suspend Exit Power-Down Exit Self Refresh Exit Clock Suspend Power-Down Entry Self Refresh Entry Clock Suspend Entry
NOTES
5 6 7
CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge. Current state is the state of the SDRAM immediately prior to clock edge n. COMMANDn is the command registered at clock edge n, and ACTIONn is a result of COMMANDn. All states and sequences not shown are illegal or reserved. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that tCKS is met). 6. Exiting self refresh at clock edge n will put the device in the all banks idle state once tXSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the tXSR period. A minimum of two NOP commands must be provided during tXSR period. 7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.
28
TRUTH TABLE 3 CURRENT STATE BANK n, COMMAND TO BANK n

(Notes: 1-6; notes appear below and on next page) CURRENT STATE CS# RAS# CAS# WE# Any H L L Idle L L L L Row Active Read (Auto Precharge Disabled) Write (Auto Precharge Disabled) L L L L L L L L L L X H L L L L H H L H H L H H H L H X H H L L H L L H L L H H L L H H X H H H L L H L L H L L L H L L L COMMAND (ACTION) COMMAND INHIBIT (NOP/Continue previous operation) NO OPERATION (NOP/Continue previous operation) ACTIVE (Select and activate row) AUTO REFRESH LOAD MODE REGISTER PRECHARGE READ (Select column and start READ burst) WRITE (Select column and start WRITE burst) PRECHARGE (Deactivate row in bank or banks) READ (Select column and start new READ burst) WRITE (Select column and start WRITE burst) PRECHARGE (Truncate READ burst, start PRECHARGE) BURST TERMINATE READ (Select column and start READ burst) WRITE (Select column and start new WRITE burst) PRECHARGE (Truncate WRITE burst, start PRECHARGE) BURST TERMINATE 7 7 11 10 10 8 10 10 8 9 10 10 8 9 NOTES
NOTE: 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Truth Table 2) and after tXSR has been met (if the previous state was self refresh). 2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below. 3. Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. 4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4. Precharging: Starts with registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state. Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the row active state. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when t RP has been met. Once tRP is met, the bank will be in the idle state.
(Continued on next page)

29
NOTE (continued): 5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRC is met. Once tRC is met, the SDRAM will be in the all banks idle state. Accessing Mode Register: Starts with registration of a LOAD MODE REGISTER command and ends when tMRD has been met. Once tMRD is met, the SDRAM will be in the all banks idle state. Precharging All: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once tRP is met, all banks will be in the idle state. 6. All states and sequences not shown are illegal or reserved. 7. Not bank-specific; requires that all banks are idle. 8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging. 9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank. 10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled. 11. Does not affect the state of the bank and acts as a NOP to that bank.
30
TRUTH TABLE 4 CURRENT STATE BANK n, COMMAND TO BANK m

(Notes: 1-6; notes appear below and on next page) CURRENT STATE CS# RAS# CAS# WE# Any Idle Row Activating, Active, or Precharging Read (Auto Precharge Disabled) Write (Auto Precharge Disabled) Read (With Auto Precharge) Write (With Auto Precharge) H L X L L L L L L L L L L L L L L L L L L L L X H X L H H L L H H L L H H L L H H L L H H L X H X H L L H H L L H H L L H H L L H H L L H X H X H H L L H H L L H H L L H H L L H H L L COMMAND (ACTION) COMMAND INHIBIT (NOP/Continue previous operation) NO OPERATION (NOP/Continue previous operation) Any Command Otherwise Allowed to Bank m ACTIVE (Select and activate row) READ (Select column and start READ burst) WRITE (Select column and start WRITE burst) PRECHARGE ACTIVE (Select and activate row) READ (Select column and start new READ burst) WRITE (Select column and start WRITE burst) PRECHARGE ACTIVE (Select and activate row) READ (Select column and start READ burst) WRITE (Select column and start new WRITE burst) PRECHARGE ACTIVE (Select and activate row) READ (Select column and start new READ burst) WRITE (Select column and start WRITE burst) PRECHARGE ACTIVE (Select and activate row) READ (Select column and start READ burst) WRITE (Select column and start new WRITE burst) PRECHARGE 7, 8, 16 7, 8, 17 9 7, 8, 14 7, 8, 15 9 7, 12 7, 13 9 7, 10 7, 11 9 7 7 NOTES
NOTE: 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Truth Table 2) and after tXSR has been met (if the previous state was self refresh). 2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below. 3. Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when t RP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled, and ends when t RP has been met. Once tRP is met, the bank will be in the idle state. (Continued on next page)
31
NOTE (continued): 4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle. 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only. 6. All states and sequences not shown are illegal or reserved. 7. READs or WRITEs to bank m listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled. 8. CONCURRENT AUTO PRECHARGE: Bank n will initiate the auto precharge command when its burst has been interrupted by bank ms burst. 9. Burst in bank n continues as initiated. 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later (Figure 7). 11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered (Figures 9 and 10). DQM should be used one clock prior to the WRITE command to prevent bus contention. 12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered (Figure 17), with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m. 13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered (Figure 15). The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m. 14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 24). 15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 25). 16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 26). 17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the WRITE to bank m is registered. The last valid WRITE to bank n will be data registered one clock prior to the WRITE to bank m (Figure 27).
32
ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD/VDDQ Supply Relative to VSS ........................................ -1V to +4.6V Voltage on Inputs, NC or I/O Pins Relative to VSS ........................................ -1V to +4.6V Operating Temperature, TA (commercial) ........................................ 0C to +70C Operating Temperature, TA (extended; IT parts) ......................... -40C to +85C Storage Temperature (plastic) ................ -55C to +150C Power Dissipation .......................................................... 1W
*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 5, 6; notes appear on page 36; VDD/VDDQ = +3.3V 0.3V) PARAMETER/CONDITION Supply Voltage Input High Voltage: Logic 1; All inputs Input Low Voltage: Logic 0; All inputs Input Leakage Current: Any input 0V VIN VDD (All other pins not under test = 0V) Output Leakage Current: DQs are disabled; 0V VOUT VDDQ Output Levels: Output High Voltage (IOUT = -4mA) Output Low Voltage (IOUT = 4mA) SYMBOL VDD/VDDQ VIH VIL II IOZ VOH VOL MIN 3 2 -0.3 -5 -5 2.4 MAX 3.6 VDD + 0.3 0.8 5 5 0.4 UNITS NOTES V V V A A V V 22 22
IDD SPECIFICATIONS AND CONDITIONS

(Notes: 1, 5, 6, 11, 13; notes appear on page 36; VDD/VDDQ = +3.3V 0.3V) PARAMETER/CONDITION Operating Current: Active Mode; Burst = 2; READ or WRITE; tRC = tRC (MIN) Standby Current: Power-Down Mode; All banks idle; CKE = LOW Standby Current: Active Mode; CKE = HIGH; CS# = HIGH; All banks active after tRCD met; No accesses in progress Operating Current: Burst Mode; Continuous burst; READ or WRITE; All banks active Auto Refresh Current CKE = HIGH; CS# = HIGH Self Refresh Current: CKE 0.2V
tRFC tRFC
MAX -75 150 2 50 -8E 140 2 40 UNITS NOTES mA mA mA 3, 18, 19, 32 32 3, 12, 19, 32 3, 18, 19, 32 3, 12, 18, 19, 32, 33 4 160 2 50
SYMBOL -7E IDD1 IDD2 IDD3
IDD4 IDD5 IDD6 IDD7 IDD7
165 330 3 2 1
150 310 3 2 1
140 270 3 2 1
mA mA mA mA mA
= tRFC (MIN) = 15.625s
Standard Low power (L)
33
CAPACITANCE
(Note: 2; notes appear on page 36) PARAMETER - TSOP TG Package Input Capacitance: CLK Input Capacitance: All other input-only pins Input/Output Capacitance: DQs PARAMETER - FBGA FB Package Input Capacitance: CLK Input Capacitance: All other input-only pins Input/Output Capacitance: DQs SYMBOL CI 1 CI2 CIO SYMBOL CI 1 CI2 CIO MIN 2.5 2.5 4.0 MIN 1.5 1.5 3.0 MAX 3.5 3.8 6.0 MAX 3.5 3.8 6.0 UNITS NOTES pF pF pF 29 30 31
UNITS NOTES pF pF pF 34 35 36
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 8, 9, 11; notes appear on page 36)
AC CHARACTERISTICS PARAMETER Access time from CLK (pos. edge) Address hold time Address setup time CLK high-level width CLK low-level width Clock cycle time CKE hold time CKE setup time CS#, RAS#, CAS#, WE#, DQM hold time CS#, RAS#, CAS#, WE#, DQM setup time Data-in hold time Data-in setup time Data-out high-impedance time Data-out low-impedance time Data-out hold time (load) Data-out hold time (no load) ACTIVE to PRECHARGE command ACTIVE to ACTIVE command period ACTIVE to READ or WRITE delay Refresh period (4,096 rows) AUTO REFRESH period PRECHARGE command period ACTIVE bank a to ACTIVE bank b command Transition time WRITE recovery time -7E -75 -8E SYMBOL MIN MAX MIN MAX MIN MAX UNITS tAC(3) 5.4 5.4 6 ns tAC(2) 5.4 6 6 ns tAH 0.8 0.8 1 ns tAS 1.5 1.5 2 ns tCH 2.5 2.5 3 ns tCL 2.5 2.5 3 ns tCK(3) 7 7.5 8 ns tCK(2) 7.5 10 10 ns tCKH 0.8 0.8 1 ns tCKS 1.5 1.5 2 ns tCMH 0.8 0.8 1 ns tCMS 1.5 1.5 2 ns tDH 0.8 0.8 1 ns tDS 1.5 1.5 2 ns tHZ(3) 5.4 5.4 6 ns tHZ(2) 5.4 6 6 ns tLZ 1 1 1 ns tOH 3 3 3 ns tOH 1.8 1.8 1.8 ns N tRAS 37 120,000 44 120,000 50 120,000 ns tRC 60 66 70 ns tRCD 15 20 20 ns tREF 64 64 64 ms tRFC 66 66 70 ns tRP 15 20 20 ns tRRD 14 15 20 ns tT 0.3 1.2 0.3 1.2 0.3 1.2 ns tWR 1 CLK + 1 CLK + 1 CLK + 7ns 7.5ns 7ns
tXSR
CL = 3 CL = 2
NOTES 27
CL = 3 CL = 2
23 23
CL = 3 CL = 2
10 10
28
7 24 25 20
Exit SELF REFRESH to ACTIVE command
14 67
15 75
15 80
ns ns
34
AC FUNCTIONAL CHARACTERISTICS
(Notes: 5, 6, 7, 8, 9, 11; notes appear on page 36)
PARAMETER READ/WRITE command to READ/WRITE command CKE to clock disable or power-down entry mode CKE to clock enable or power-down exit setup mode DQM to input data delay DQM to data mask during WRITEs DQM to data high-impedance during READs WRITE command to input data delay Data-in to ACTIVE command Data-in to PRECHARGE command Last data-in to burst STOP command Last data-in to new READ/WRITE command Last data-in to PRECHARGE command LOAD MODE REGISTER command to ACTIVE or REFRESH command Data-out to high-impedance from PRECHARGE command SYMBOL tCCD tCKED tPED tDQD tDQM tDQZ tDWD tDAL tDPL tBDL tCDL tRDL tMRD tROH(3) tROH(2) -7E 1 1 1 0 0 2 0 4 2 1 1 2 2 3 2 -75 1 1 1 0 0 2 0 5 2 1 1 2 2 3 2 -8E UNITS NOTES tCK 1 17 tCK 1 14 tCK 1 14 tCK 0 17 tCK 0 17 tCK 2 17 tCK 0 17 tCK 4 15, 21 tCK 2 16, 21 tCK 1 17 tCK 1 17 tCK 2 16, 21 tCK 2 26 tCK 3 17 tCK 2 17
CL = 3 CL = 2
35
NOTES
1. 2. 3. All voltages referenced to VSS. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz, TA = 25C; pin under test biased at 1.4V. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open. Enables on-chip refresh and address counters. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0C TA +70C and 40C TA +85C for IT parts) is ensured. An initial pause of 100s is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the tREF refresh requirement is exceeded. AC characteristics assume tT = 1ns. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner. Outputs measured at 1.5V with equivalent load: 15. Timing actually specified by tWR plus tRP; clock(s) specified as a reference only at minimum cycle rate. 16. Timing actually specified by tWR. 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter. 18. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition. 19. Address transitions average one transition every two clocks. 20. CLK must be toggled a minimum of two times during this period. 21. Based on tCK = 10ns for -8E and tCK = 7.5ns for -75 and -7E . 22. VIH overshoot: VIH (MAX) = VDDQ + 2V for a pulse width 3ns, and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width 3ns. 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including tWR, and PRECHARGE commands). CKE may be used to reduce the data rate. 24. Auto precharge mode only. The precharge timing budget (tRP) begins 7ns for -7E, 7.5ns for -75, and 7ns for -8E after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode. 25. Precharge mode only. 26. JEDEC and PC100 specify three clocks. 27. tAC for -75/-7E at CL = 3 with no load is 4.6ns and is guaranteed by design. 28. Parameter guaranteed by design. 29. PC100 specifies a maximum of 4pF. 30. PC100 specifies a maximum of 5pF. 31. PC100 specifies a maximum of 6.5pF. 32. For -8E, CL = 2 and tCK = 10ns; for -75, CL = 3 and tCK = 7.5ns; for -7E, CL = 2 and tCK = 7.5ns. 33. CKE is HIGH during refresh command period tRFC (MIN) else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value. 34. PC133 specifies a minimum of 2.5pF. 35. PC133 specifies a minimum of 2.5pF. 36. PC133 specifies a minimum of 3.0pF.
4. 5.
6.
7. 8.
9.
Q 50pF
10. tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet tOH before going High-Z. 11. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1 ns, then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the 1.5V crossover point. Refer to Micron Technical Note TN-48-09 for more details. 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels. 13. IDD specifications are tested after the device is properly initialized. 14. Timing actually specified by tCKS; clock(s) specified as a reference only at minimum cycle rate.
36
INITIALIZE AND LOAD MODE REGISTER

T0 CLK (( ))
(( )) (( ))
1
Tp + 2 Tp + 3
tCK
T1
tCKS
tCKH
(( )) (( )) (( )) (( ))
Tn + 1 tCH
(( )) (( ))
To + 1 tCL
(( )) (( ))
Tp + 1
CKE
(( )) tCMS tCMH
AUTO REFRESH
(( )) NOP NOP (( )) (( )) (( ))
(( ))
tCMS tCMH COMMAND

(( )) (( ))
tCMS tCMH
(( )) PRECHARGE (( ))
NOP
AUTO REFRESH
(( )) NOP NOP (( )) (( )) (( ))
LOAD MODE REGISTER
NOP
ACTIVE
DQM / DQML, DQMH
(( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
A0-A9, A11
(( )) (( )) (( )) (( )) (( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
tAS
tAH
ROW
CODE
ALL BANKS SINGLE BANK
tAS
tAH
ROW
A10
CODE
BA0, BA1
ALL BANKS
(( )) (( ))
BANK
DQ
(( )) T = 100s MIN Power-up: VDD and CLK stable
High-Z
(( )) tRP tRFC tRFC tMRD
Precharge all banks
AUTO REFRESH
AUTO REFRESH
Program Mode Register 2, 3, 4 DONT CARE
TIMING PARAMETERS
-7E MAX -75 MAX -8E MAX -7E UNITS ns ns ns ns ns ns ns SYMBOL* MIN tCKS 1.5
tCMH tCMS tMRD3 tRFC tRP
SYMBOL* MIN tAH 0.8

tAS tCH tCL tCK
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8
MIN 1 2 3 3 8 10 1
MAX
MIN 1.5 0.8 1.5 2 66 20
-75 MAX
MIN 2 1 2 2 70 20
-8E MAX
UNITS ns ns ns
tCK
1.5 2.5 2.5 7 7.5 0.8
0.8 1.5 2 66 15
(3) tCK (2)

tCKH
ns ns
*CAS latency indicated in parentheses. NOTE: 1. 2. 3. 4. If CS# is HIGH at clock HIGH time, all commands applied are NOP, with CKE a Dont Care. The mode register may be loaded prior to the AUTO REFRESH cycles if desired. JEDEC and PC100 specify three clocks. Outputs are guaranteed High-Z after command is issued.
37
POWER-DOWN MODE
T0 CLK tCK T1 tCL tCKS CKE tCKS tCKH tCH T2
(( )) (( ))
1
Tn + 1 Tn + 2
tCKS
(( ))
tCMS tCMH COMMAND

PRECHARGE NOP NOP
(( )) (( )) (( )) (( )) (( )) (( ))
NOP
ACTIVE
DQM / DQML, DQMH
A0-A9, A11
ALL BANKS
ROW
A10
SINGLE BANK
(( )) (( ))
ROW
tAS BA0, BA1
tAH
(( )) (( ))
(( ))
BANK(S)
High-Z
BANK
DQ Two clock cycles Precharge all active banks All banks idle, enter power-down mode
Input buffers gated off while in power-down mode All banks idle Exit power-down mode DONT CARE
TIMING PARAMETERS
-7E MAX -75 MAX -8E MAX -7E MAX -75 MAX -8E MAX
SYMBOL* MIN
tAH tAS tCH tCL tCK
MIN 0.8 1.5 2.5 2.5 7.5
MIN 1 2 3 3 8
UNITS ns ns ns ns ns
SYMBOL* MIN
tCK
MIN 10 0.8 1.5 0.8 1.5
MIN 10 1 2 1 2
UNITS ns ns ns ns ns
0.8 1.5 2.5 2.5 7
(2) tCKH
tCKS tCMH tCMS
7.5 0.8 1.5 0.8 1.5
(3)
*CAS latency indicated in parentheses. NOTE: 1. Violating refresh requirements during power-down may result in a loss of data.
38
CLOCK SUSPEND MODE

T0 CLK tCK T1 tCL tCH tCKS tCKH CKE tCKS tCKH T2 T3 T4 T5
1
T6 T7 T8 T9
tCMS tCMH COMMAND

READ NOP NOP NOP NOP NOP WRITE NOP
tCMS tCMH DQM / DQML, DQMH A0-A9, A11
tAS
tAH
COLUMN e 2
COLUMN m 2
tAS A10 tAS BA0, BA1
tAH
tAH
BANK BANK
tAC DQ tLZ
DOUT m
tAC tOH
tHZ
DOUT m + 1
tDS
tDH
DOUT e + 1
DOUT e
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 -75 MAX 5.4 6 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* tAC (3) tAC (2) tAH tAS

tCH tCL tCK
MIN
MIN
MIN
0.8 1.5 2.5 2.5 7 7.5 0.8
0.8 1.5 2.5 2.5 7.5 10 0.8
1 2 3 3 8 10 1
UNITS ns ns ns ns ns ns ns ns ns
SYMBOL* MIN tCKS 1.5 tCMH 0.8 tCMS 1.5 tDH 0.8
tDS tHZ(3) tHZ(2) tLZ tOH
MIN 1.5 0.8 1.5 0.8 1.5
MIN 2 1 2 1 2
1.5 5.4 5.4 1 3
5.4 6 1 3 1 3
6 6
(3) (2) tCKH

tCK
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 2, the CAS latency = 3, and auto precharge is disabled. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care
39
AUTO REFRESH MODE

T0
CLK t CK
T1
T2
t CH
(( )) (( )) (( ))
Tn + 1
t CL
(( )) (( )) (( ))
To + 1
CKE t CKS t CMS COMMAND t CKH t CMH

NOP AUTO REFRESH
PRECHARGE
NOP
(( )) ( ( NOP ))
AUTO REFRESH
NOP
(( )) ( ( NOP )) (( )) (( ))
(( )) (( )) (( )) (( ))
ACTIVE
DQM / DQML, DQMH
(( )) (( ))
(( )) (( ))
A0-A9, A11
ALL BANKS
ROW
A10
SINGLE BANK t AS BA0, BA1 t AH
(( )) (( ))
ROW
BANK(S)
(( )) (( )) (( )) t RP t RFC1 t RFC1
(( )) (( ))
(( ))
BANK
DQ
High-Z
Precharge all active banks
DONT CARE
TIMING PARAMETERS
-7E SYMBOL* tAH
tAS tCH tCL tCK
-75 MIN 0.8 1.5 2.5 2.5 7.5 10 MAX MIN 1 2 3 3 8 10
-8E MAX UNITS ns ns ns ns ns ns SYMBOL* MIN tCKH 0.8

tCKS tCMH tCMS tRFC tRP
-7E MAX MIN 0.8 1.5 0.8 1.5 66 20
-75 MAX MIN 1 2 1 2 70 20
-8E MAX UNITS ns ns ns ns ns ns
MIN 0.8 1.5 2.5 2.5 7 7.5
MAX
1.5 0.8 1.5 66 15
(3) tCK (2)
*CAS latency indicated in parentheses. NOTE: 1. Each AUTO REFRESH command performs a refresh cycle. Back-to-back commands are not required.
40
SELF REFRESH MODE

T0 CLK tCK T1 tCH tCL T2
(( )) (( ))
Tn + 1
tCKS
tRAS min1
(( ))
(( )) (( )) (( )) (( ))
To + 1
To + 2
CKE tCKS tCMS COMMAND tCKH tCMH

NOP AUTO REFRESH
PRECHARGE
(( )) (( )) (( )) (( )) (( )) (( ))
)) NOP ( ( or COMMAND INHIBIT )) (( )) (( )) (( )) (( )) (( )) (( ))
((
AUTO REFRESH
DQM/ DQML, DQMH
A0-A9, A11
ALL BANKS
A10
SINGLE BANK
(( )) (( ))
t AS BA0, BA1
tAH
(( )) (( )) (( )) (( ))
BANK(S)
DQ
High-Z tRP Precharge all active banks
(( ))
(( ))
tXSR Enter self refresh mode Exit self refresh mode (Restart refresh time base) DONT CARE
CLK stable prior to exiting self refresh mode
TIMING PARAMETERS
SYMBOL* MIN
tAH tAS tCH tCL tCK tCK
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8
MIN 1 2 3 3 8 10 1
UNITS ns ns ns ns ns ns ns
SYMBOL*
tCKS tCMH tCMS tRAS tRP tXSR
MIN 1.5 0.8 1.5 37 15 75
MIN 1.5 0.8
MIN 2 1
UNITS ns ns
0.8 1.5 2.5 2.5 7 7.5 0.8
120,000
(3) (2)
1.5 44 20 75
120,000
2 50 20 80
120,000
ns ns ns ns
tCKH
*CAS latency indicated in parentheses. NOTES: 1. No maximum time limit for Self Refresh. tRAS max applies to non-Self Refresh mode. 2. tXSR requires minimum of two clocks regardless of frequency or timing.
41
READ WITHOUT AUTO PRECHARGE

T0 CLK tCKS CKE tCMS tCMH COMMAND ACTIVE NOP READ tCMS tCMH DQM / DQML, DQMH tAS A0-A9, A11 tAS A10 tAS BA0, BA1 tAH ROW tAH ROW tAH BANK DISABLE AUTO PRECHARGE BANK tAC tOH DOUT m tAC tOH DOUT m+1
COLUMN m2
1
T7 T8
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
T6
NOP
NOP
NOP
PRECHARGE
NOP
ACTIVE
ROW ALL BANKS ROW SINGLE BANKS BANK(S) tAC tOH DOUT m+2 tRP tOH DOUT m+3 tHZ BANK
tAC DQ tRCD tRAS tRC tLZ CAS Latency
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 -75 MAX 5.4 6 1 2 3 3 8 10 1 2 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL*
tAC(3) tAC(2) tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
MIN
MIN
MIN
UNITS ns ns ns ns ns ns ns ns ns ns
SYMBOL*
tCMH tCMS tHZ(3) tHZ(2) tLZ tOH tRAS tRC tRCD tRP
MIN 0.8 1.5
MIN 0.8 1.5
MIN 1 2
UNITS ns ns
5.4 5.4 1 3 37 60 15 15 120,000 1 3 44 66 20 20
5.4 6 1 120,000 3 50 70 20 20
6 6
ns ns ns ns ns ns ns ns
120,000
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a manual PRECHARGE. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care
128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02 Micron Technology, Inc., reserves the right to change products or specifications without notice. 2001, Micron Technology, Inc.
42
READ WITH AUTO PRECHARGE

T0 CLK tCKS CKE tCMS tCMH COMMAND
ACTIVE NOP READ NOP NOP NOP
1
T6 T7 T8
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
NOP
NOP
ACTIVE
tCMS DQM / DQML, DQMH tAS A0-A9, A11 tAH
tCMH
ROW
COLUMN m 2
ROW
tAS A10
tAH
ENABLE AUTO PRECHARGE ROW
ROW
tAS BA0, BA1
tAH
BANK BANK
BANK
tAC tOH
DOUT m
tAC tOH
DOUT m + 1
tAC tOH
DOUT m + 2
tOH
DOUT m + 3
tHZ tRP
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 0.8 1.5 2.5 (3) (2) 2.5 7 7.5 0.8 1.5 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 -75 MAX 5.4 6 1 2 3 3 8 10 1 2 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* MIN
tAC
MIN
MIN
SYMBOL* MIN
MIN 0.8 1.5
MIN 1 2
UNITS ns ns
(3) tAC (2)

0.8 1.5 5.4 5.4 1 3 37 60 15 15 120,000
5.4 6 1 3 44 66 20 20 120,000 1 3 50 70 20 20
6 6
120,000
tCKH tCKS
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care
43
SINGLE READ WITHOUT AUTO PRECHARGE

T0 CLK tCKS CKE tCMS tCMH COMMAND ACTIVE NOP READ tCMS tCMH DQM / DQML, DQMH tAS A0-A9, A11 tAS A10 tAS BA0, BA1 tAH ROW tAH ROW tAH BANK DISABLE AUTO PRECHARGE BANK SINGLE BANKS BANK(S)
COLUMN m2
1
T7 T8
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
T6
NOP 3
NOP 3
PRECHARGE
NOP
ACTIVE
NOP
ROW ALL BANKS ROW
BANK
tOH DOUT m tHZ tRP
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 0.8 1.5 2.5 2.5 (3) (2) 7 7.5 0.8 1.5 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 -75 MAX 5.4 6 1 2 3 3 8 10 1 2 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* MIN tAC (3)

tAC tAH tAS tCH tCL tCK tCK
MIN
MIN
SYMBOL* MIN tCMH 0.8

tCMS tHZ(3) tHZ(2) tLZ tOH tRAS tRC tRCD tRP
MIN 0.8 1.5
MIN 1 2
(2)
1.5 5.4 5.4 1 3 37 60 15 15 120,000
5.4 6 1 3 44 66 20 20 120,000 1 3 50 70 20 20
6 6
120,000
tCKH tCKS
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a manual PRECHARGE. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 3. PRECHARGE command not allowed or tRAS would be violated.
44
SINGLE READ WITH AUTO PRECHARGE
T0 CLK tCKS CKE tCMS tCMH COMMAND

ACTIVE
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
T6
T7
T8
NOP
NOP3
NOP3
READ
NOP
NOP
ACTIVE
NOP
tCMH
ROW
COLUMN m2
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK BANK
BANK
tAC t OH DQ tRCD tRAS tRC CAS Latency tRP

DOUT m
tHZ
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 0.8 1.5 2.5 (3) (2) 2.5 7 7.5 0.8 1.5 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 -75 MAX 5.4 6 1 2 3 3 8 10 1 2 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* MIN
tAC
MIN
MIN
SYMBOL* MIN
MIN 0.8 1.5
MIN 1 2
UNITS ns ns
(3) tAC (2)

0.8 1.5 5.4 5.4 1 3 37 60 15 15 120,000
5.4 6 1 3 44 66 20 20 120,000 1 3 50 70 20 20
6 6
120,000
tCKH tCKS
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, and the CAS latency = 2. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 3. READ command not allowed else tRAS would be violated.
45
ALTERNATING BANK READ ACCESSES

T0 CLK tCKS CKE tCMS COMMAND tCMH
NOP READ NOP ACTIVE NOP
1
T7 T8
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
READ
NOP
ACTIVE
tCMH
ROW
COLUMN m 2
ROW
COLUMN b 2
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK 0 BANK 3 BANK 3 BANK 0
BANK 0
tAC DQ tRCD - BANK 0 tRAS - BANK 0 tRC - BANK 0 tRRD tLZ CAS Latency - BANK 0
tAC tOH
DOUT m
tAC tOH
DOUT m + 1
tAC tOH
DOUT m + 2
tAC tOH
DOUT m + 3
tAC tOH
DOUT b
tRP - BANK 0
tRCD - BANK 0
tRCD - BANK 3
CAS Latency - BANK 3
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 -75 MAX 5.4 6 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* MIN tAC (3) tAC (2)

MIN
MIN
SYMBOL* MIN tCMH 0.8 tCMS 1.5

tLZ tOH tRAS tRC tRCD tRP tRRD
MIN 0.8 1.5 1 3
MIN 1 2 1 3
UNITS ns ns ns ns
0.8 1.5 2.5 2.5 7 7.5 0.8 1.5
0.8 1.5 2.5 2.5 7.5 10 0.8 1.5
1 2 3 3 8 10 1 2
1 3 44 60 15 15 14 120,000
(3)
44 66 20 20 15
120,000
50 70 20 20 20
120,000
ns ns ns ns ns
(2) tCKH
tCKS
46
READ FULL-PAGE BURST

NOP READ NOP NOP NOP
1
(( )) (( ))
T1 tCL tCH tCKH tCK
T2
T3
T4
T5
T6
Tn + 1
Tn + 2
Tn + 3
Tn + 4
(( )) (( )) (( )) (( )) (( )) (( ))
ACTIVE
NOP
NOP
BURST TERM
NOP
NOP
tCMH
ROW
COLUMN m 2
(( )) (( ))
tAS A10
tAH
ROW
(( )) (( ))
tAS BA0, BA1
tAH
BANK
BANK
(( )) (( ))
tAC tAC DQ tLZ tRCD CAS Latency tOH

DOUT m
tAC tOH
DOUT m+1 DOUT
tAC ( ( tOH ) )
(( )) m+2 (( ))
tAC tOH
DOUT m-1
tAC tOH
DOUT m
tOH
DOUT m+1
512 (x16) locations within same row 1,024 (x8) locations within same row 2,048 (x4) locations within same row
tHZ
Full page completed Full-page burst does not self-terminate. 3 Can use BURST TERMINATE command.
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E MAX 5.4 5.4 0.8 1.5 2.5 (3) (2) 2.5 7 7.5 0.8 0.8 1.5 2.5 2.5 7.5 10 0.8 -75 MAX 5.4 6 1 2 3 3 8 10 1 -8E MAX 6 6 -7E MAX -75 MAX -8E MAX
SYMBOL* MNI
tAC
MIN
MIN
SYMBOL* MIN
tCKS tCMH tCMS tHZ(3) tHZ(2) tLZ tOH tRCD
MIN 1.5 0.8 1.5
MIN 2 1 2
UNITS ns ns
(3) tAC (2)

1.5 0.8 1.5 5.4 5.4 1 3 15
5.4 6 1 3 20 1 3 20
6 6
ns ns ns ns ns ns
tCKH
*CAS latency indicated in parentheses. NOTE: 1. For this example, the CAS latency = 2. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 3. Page left open; no tRP.
47
READ DQM OPERATION

NOP READ NOP NOP NOP
1
T6 T7 T8
T1 tCK tCKH tCL
T2 tCH
T3
T4
T5
ACTIVE
NOP
NOP
NOP
tCMH
ROW
COLUMN m 2 ENABLE AUTO PRECHARGE
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK
DISABLE AUTO PRECHARGE BANK
tAC DQ tLZ tRCD CAS Latency
tOH
DOUT m
tAC
tAC tOH
DOUT m + 2
tOH
DOUT m + 3
tHZ
tLZ
tHZ
DONT CARE UNDEFINED
TIMING PARAMETERS
-7E SYMBOL* MIN tAC (3) tAC (2) tAH 0.8
tAS tCH tCL tCK
-75 MIN MAX 5.4 6 MIN
-8E MAX 6 6 UNITS ns ns ns ns ns ns ns ns ns SYMBOL* MIN tCKS 1.5 tCMH 0.8 tCMS 1.5
tHZ(3) tHZ(2) tLZ tOH tRCD
-7E MAX MIN 1.5 0.8 1.5
-75 MAX MIN 2 1 2
-8E MAX UNITS ns ns ns ns ns ns ns ns
MAX 5.4 5.4
0.8 1.5 2.5 2.5 7.5 10 0.8
1 2 3 3 8 10 1
1.5 2.5 2.5 7 7.5 0.8
5.4 5.4 1 3 15 1 3 20
5.4 6 1 3 20
6 6
(3) tCK (2)

tCKH
48
WRITE WITHOUT AUTO PRECHARGE

NOP WRITE NOP NOP NOP NOP
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
PRECHARGE
NOP
ACTIVE
tCMS tCMH DQM / DQML, DQMH tAS A0-A9, A11 tAH

COLUMN m 3 ALL BANKS ROW DISABLE AUTO PRECHARGE BANK SINGLE BANK BANK BANK ROW
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK
tDS DQ tRCD tRAS tRC
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3 t WR 2 tRP
DONT CARE
TIMING PARAMETERS
-7E SYMBOL* MIN tAH 0.8
tAS tCH tCL tCK tCK
-75 MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8 MAX MIN 1 2 3 3 8 10 1 2 1
-8E MAX UNITS ns ns ns ns ns ns ns ns ns SYMBOL* MIN tCMS 1.5 tDH 0.8

tDS tRAS tRC tRCD tRP tWR
MAX
-7E MAX
1.5 2.5 2.5 (3) (2) 7 7.5 0.8 1.5 0.8
MIN 1.5 0.8 1.5 44 66 20 20 15
-75 MAX
MIN 2 1 2 50 70 20 20 15
-8E MAX
UNITS ns ns ns ns ns ns ns ns
1.5 37 60 15 15 14
120,000
120,000
120,000
tCKH tCKS tCMH
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the WRITE burst is followed by a manual PRECHARGE. 2. 15ns is required between <DIN m + 3> and the PRECHARGE command, regardless of frequency. 3. x16: A9 and A11 = Dont Care x8: A11 = Dont Care
49
WRITE WITH AUTO PRECHARGE

NOP WRITE NOP NOP NOP NOP
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
NOP
NOP
ACTIVE

COLUMN m 2 ENABLE AUTO PRECHARGE ROW ROW
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK BANK
BANK
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3 tWR tRP
DONT CARE
TIMING PARAMETERS
SYMBOL* tAH
tAS tCH tCL tCK
MIN 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5 0.8
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8
MIN 1 2 3 3 8 10 1 2 1
SYMBOL* tCMS
tDH tDS tRAS tRC tRCD tRP tWR
MIN 1.5 0.8 1.5 37 60 15
MIN 1.5 0.8 1.5
MIN 2 1 2
UNITS ns ns ns
120,000
(3) tCK (2)

tCKH tCKS tCMH
44 66 20 20 1 CLK + 7.5ns
120,000
50 70 20 20 1 CLK + 7ns
120,000
ns ns ns ns
15 1 CLK + 7ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care
50
SINGLE WRITE WITHOUT AUTO PRECHARGE

NOP WRITE NOP 4 NOP 4 PRECHARGE NOP
1
T7 T8
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
ACTIVE
NOP

COLUMN m 3 ALL BANKS ROW DISABLE AUTO PRECHARGE BANK SINGLE BANK BANK BANK
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK
tDH DIN m t WR 2 tRP
DONT CARE
TIMING PARAMETERS
-7E SYMBOL* MIN tAH 0.8
tAS tCH tCL tCK tCK
-75 MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8 MAX MIN 1 2 3 3 8 10 1 2 1
-8E MAX UNITS ns ns ns ns ns ns ns ns ns SYMBOL* MIN tCMS 1.5 tDH 0.8

tDS tRAS tRC tRCD tRP tWR
MAX
-7E MAX
1.5 2.5 2.5 (3) (2) 7 7.5 0.8 1.5 0.8
MIN 1.5 0.8 1.5 44 66 20 20 15
-75 MAX
MIN 2 1 2 50 70 20 20 15
-8E MAX
UNITS ns ns ns ns ns ns ns ns
1.5 37 60 15 15 14
120,000
120,000
120,000
tCKH tCKS tCMH
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, and the WRITE burst is followed by a manual PRECHARGE. 2. 15ns is required between <DIN m> and the PRECHARGE command, regardless of frequency. 3. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 4. PRECHARGE command not allowed else tRAS would be violated.
51
SINGLE WRITE WITH AUTO PRECHARGE

NOP3 NOP3 NOP3 WRITE NOP NOP
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
NOP
ACTIVE
NOP
tCMH
ROW
ROW
tAS A10
tAH
ROW
ROW
tAS BA0, BA1
tAH
BANK BANK
BANK
tDH DIN m tWR tRP
DONT CARE
TIMING PARAMETERS
SYMBOL* tAH
tAS tCH tCL tCK
MIN 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5 0.8
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8
MIN 1 2 3 3 8 10 1 2 1
SYMBOL* tCMS
tDH tDS tRAS tRC tRCD tRP tWR
MIN 1.5 0.8 1.5 37 60 15
MIN 1.5 0.8 1.5
MIN 2 1 2
UNITS ns ns ns
120,000
(3) tCK (2)

tCKH tCKS tCMH
44 66 20 20 1 CLK + 7.5ns
120,000
50 70 20 20 1 CLK + 7ns
120,000
ns ns ns ns
15 1 CLK + 7ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1. 2. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 3. WRITE command not allowed else tRAS would be violated.
52
ALTERNATING BANK WRITE ACCESSES

NOP WRITE NOP ACTIVE NOP WRITE
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
NOP
NOP
ACTIVE
tCMH
ROW
COLUMN m 2
ROW
COLUMN b 2
ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
BANK 0 BANK 1 BANK 1 BANK 0
BANK 0
tDS DQ tRCD - BANK 0 tRAS - BANK 0 tRC - BANK 0 tRRD
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
tDS
tDH DIN b
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3
DIN b + 1 tRP - BANK 0
DIN b + 2
DIN b + 3 tRCD - BANK 0
tWR - BANK 0
tRCD - BANK 1
tWR - BANK 1
DONT CARE
TIMING PARAMETERS
-7E MAX -75 MAX -8E MAX -7E UNITS ns ns ns ns ns ns ns ns ns ns SYMBOL* MIN tDH 0.8
tDS tRAS tRC tRCD tRP tRRD tWR
-75 MIN 0.8 1.5 44 66 20 20 15 1 CLK + 7.5ns MAX MIN 1 2 50 70 20 20
-8E MAX UNITS ns ns ns ns ns ns ns
SYMBOL* MIN tAH 0.8 tAS 1.5

tCH tCL tCK
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8 1.5
MIN 1 2 3 3 8 10 1 2 1 2
MAX
2.5 2.5 7 7.5 0.8 1.5 0.8 1.5
1.5 37 60 15 15 14 1 CLK + 7ns
120,000
120,000
120,000
(3) tCK (2) tCKH

tCKS tCMH tCMS
20 1 CLK + 7ns
53
WRITE FULL-PAGE BURST

NOP WRITE NOP NOP NOP
T1 tCL tCH tCKH tCK
T2
T3
T4
T5
(( )) (( ))
Tn + 1
Tn + 2
Tn + 3
(( )) (( )) (( )) (( ))
ACTIVE
NOP
BURST TERM
NOP

COLUMN m 1
(( )) (( ))
ROW
(( )) (( ))
tAS A10
tAH
ROW
(( )) (( ))
tAS BA0, BA1
tAH
BANK
BANK
(( )) (( ))
tDS DQ tRCD
tDH
tDS
tDH
tDS
tDH
tDS
tDH
DIN m
DIN m + 1
DIN m + 2
DIN m + 3
(( )) (( ))
tDS
tDH
DIN m - 1 Full-page burst does not self-terminate. Can use BURST TERMINATE command to stop.2, 3
512 (x16) locations within same row 1,024 (x8) locations within same row 2,048 (x4) locations within same row
Full page completed
DONT CARE
TIMING PARAMETERS
SYMBOL*
MIN 0.8 1.5 2.5 2.5 7 7.5 0.8
MIN 0.8 1.5 2.5 2.5 7.5 10 0.8
MIN 1 2 3 3 8 10 1
UNITS ns ns ns ns ns ns ns
SYMBOL*
tCKS tCMH tCMS tDH tDS tRCD
MIN 1.5 0.8 1.5 0.8 1.5 15
MIN 1.5 0.8 1.5 0.8 1.5 20
MIN 2 1 2 1 2 20
UNITS ns ns ns ns ns ns
(3)
(2) tCKH
*CAS latency indicated in parentheses. NOTE: 1. x16: A9 and A11 = Dont Care x8: A11 = Dont Care 2. tWR must be satisfied prior to PRECHARGE command. 3. Page left open; no tRP.
54
WRITE DQM OPERATION

NOP WRITE NOP NOP
1
T5 T6 T7
T1 tCK tCKH tCL
T2 tCH
T3
T4
ACTIVE
NOP
NOP
NOP

ROW
tAS A10
tAH
ROW
tAS BA0, BA1
tAH
DISABLE AUTO PRECHARGE BANK
BANK
tDS DQ tRCD
tDH
DIN m
tDS
tDH
tDS
tDH
DIN m + 2
DIN m + 3
DONT CARE
TIMING PARAMETERS
-7E SYMBOL* MIN
tAH tAS tCH tCL tCK
-75 MIN 0.8 1.5 2.5 2.5 7.5 10 0.8 MAX MIN 1 2 3 3 8 10 1
-8E MAX UNITS ns ns ns ns ns ns ns SYMBOL* MIN

tCKS tCMH tCMS tDH tDS tRCD
-7E MAX MIN 1.5 0.8 1.5 0.8 1.5 20 1.5 0.8 1.5 0.8 1.5 15
-75 MAX MIN 2 1 2 1 2 20
-8E MAX UNITS ns ns ns ns ns ns
MAX
0.8 1.5 2.5 2.5 7 7.5 0.8
(3) tCK (2)

tCKH
55
54-PIN PLASTIC TSOP (400 mil)
22.30 22.14 .71 .80 TYP .45 .30 .10 (2X)
SEE DETAIL A
2.80 11.86 11.66 PIN #1 ID 10.24 10.08
.75 (2X) 1.00 (2X)
.18 .13 .25
.20 .05 .10 1.2 MAX
.60 .40 .80 TYP DETAIL A
NOTE: 1. All dimensions in millimeters MAX or typical where noted. MIN 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
56
FBGA FB PACKAGE 60-BALL, 8mm x 16mm

0.850 0.075 0.325 0.025 SEATING PLANE 0.10 0.205 MAX.
5.60 0.45 0.05 (TYP) 2.40 0.05 CTR 0.80 (TYP) PIN #1 ID
8.00 0.05
16.00 0.10
11.20
5.60 0.05
0.80 (TYP)
2.80 0.05 4.00 0.05 8.00 0.10
1.20 MAX.
(Bottom View)
NOTE: 1. All dimensions in millimeters. 2. Recommended Pad size for PCB is 0.33mm0.025mm.
57
FBGA FC PACKAGE 60-BALL, 11mm x 13mm

0.850 0.075 0.325 0.025 0.205 MAX.
SEATING PLANE 0.10
5.60 2.40 0.05 CTR 0.45 0.05 (TYP) 0.80 (TYP) PIN #1 ID
6.50 0.05
13.00 0.10
11.20
5.60 0.05
0.80 (TYP)
2.80 0.05 5.50 0.05 11.00 0.10
1.20 MAX
(Bottom View)
NOTE: 1. All dimensions in millimeters. 2. Recommended Pad size for PCB is 0.33mm0.025mm.
58
FBGA DEVICE MARKING

Due to the size of the package, Microns standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross referenced to Micron part numbers in Table 1.
DBFCF
Speed Grade D = -8E F = -75 N = -7E
Width ( I/Os) B = x4 C = x8 D = x16 Device Density F = 128Mb Product Type B = 3.3V SDR SDRAM (60-ball, "FB", 8mm x 16mm) C = 3.3V SDR SDRAM (60-ball, "FC", 11mm x 13mm)
Product Group D = DRAM Z = DRAM ENGINEERING SAMPLE
CROSS REFERENCE FOR FBGA DEVICE MARKING

ENGINEERING PART NUMBER ARCHITECTURE FBGA SAMPLE PRODUCTION MARKING
MT48LC32M4A2FC-75 MT48LC32M4A2FC-7E MT48LC32M4A2FB-75 MT48LC32M4A2FB-7E MT48LC16M8A2FC-75 MT48LC16M8A2FC-7E MT48LC16M8A2FB-75 MT48LC16M8A2FB-7E
32 Meg x 4 32 Meg x 4 32 Meg x 4 32 Meg x 4 16 Meg x 8 16 Meg x 8 16 Meg x 8 16 Meg x 8
60-ball, 11x13 60-ball, 11x13 60-ball, 8x16 60-ball, 8x16 60-ball, 11x13 60-ball, 11x13 60-ball, 8x16 60-ball, 8x16
ZCFBF ZCFBN ZBFBF ZBFBN ZCFCF ZCFCN ZBFCF ZBFCN
DCFBF DCFBN DBFBF DBFBN DCFCF DCFCN DBFCF DBFCN
8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [email protected], Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.
128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02 Micron Technology, Inc., reserves the right to change products or specifications without notice. 2001, Micron Technology, Inc.
59

Synchronous Dram: Pin Assignment (Top View) 54-Pin TSOP Features

Uploaded by

Copyright:

Available Formats

Synchronous Dram: Pin Assignment (Top View) 54-Pin TSOP Features

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Synchronous Dram: Pin Assignment (Top View) 54-Pin TSOP Features

Uploaded by

Copyright:

Available Formats

www.DataSheet4U.

com 128Mb: x4, x8, x16 SDRAM

PIN ASSIGNMENT (Top View) 54-Pin TSOP

TG FB 3,6 FC 3,6 -8E -75 -7E

Configuration Refresh Count Row Addressing Bank Addressing Column Addressing

KEY TIMING PARAMETERS

*CL = CAS (READ) latency

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

FBGA BALL ASSIGNMENT (Top View) 32 Meg x 4 8 x 16mm and 11 x 13mm

16 Meg x 8 8 x 16mm and 11 x 13mm

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

128Mb SDRAM PART NUMBERS

*See page 59 for FBGA Device Marking Table.

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

FUNCTIONAL BLOCK DIAGRAM 32 Meg x 4 SDRAM

BANK0 ROWADDRESS LATCH & DECODER

BANK0 MEMORY ARRAY (4,096 x 2,048 x 4)

SENSE AMPLIFIERS 4 4096

DATA OUTPUT REGISTER

2 A0-A11, BA0, BA1 ADDRESS REGISTER BANK CONTROL LOGIC

DATA INPUT REGISTER

COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH 11

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

FUNCTIONAL BLOCK DIAGRAM 16 Meg x 8 SDRAM

BANK0 ROWADDRESS LATCH & DECODER

BANK0 MEMORY ARRAY (4,096 x 1,024 x 8)

SENSE AMPLIFIERS 8 4096

DATA OUTPUT REGISTER

A0-A11, BA0, BA1

BANK CONTROL LOGIC

DATA INPUT REGISTER

COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

FUNCTIONAL BLOCK DIAGRAM 8 Meg x 16 SDRAM

BANK0 ROWADDRESS LATCH & DECODER

BANK0 MEMORY ARRAY (4,096 x 512 x 16)

SENSE AMPLIFIERS 16 4096

DATA OUTPUT REGISTER

2 A0-A11, BA0, BA1 ADDRESS REGISTER BANK CONTROL LOGIC

DATA INPUT REGISTER

COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH 9

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

16, 17, 18 39 15, 39

WE#, CAS#, RAS# x4, x8: DQM x16: DQML, DQMH

20, 21 23-26, 29-34, 22, 35

BA0, BA1 A0-A11

DQ0-DQ15 DQ0-DQ7 DQ0-DQ3 NC NC VDDQ VSSQ VDD VSS

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM

128Mb: x4, x8, x16 SDRAM 128MSDRAM_E.p65 Rev. E; Pub. 1/02

www.DataSheet4U.com 128Mb: x4, x8, x16 SDRAM