Question Paper Code:: Reg. No.
Question Paper Code:: Reg. No.
Question Paper Code:: Reg. No.
Reg. No. :
11. a) Define stability factor for leakage current and derive its general expression.
Derive the expression for stability factor for leakage current of emitter stabilized
biasing circuit.
(OR)
b) An npn BJT amplifier is provided with potential divider biasing. The Q
points are IC = 1 mA and VCE = 5V. Given VCC = 20V, VRE = 3V, β = 100 and
VBE = 0.6V. For a stability factor of 5, design the bias circuit.
X 10352 -2- *X10352*
12. a) For a common emitter (emitter bypassed) amplifier, VCC = 9V, RE = 1.2 kΩ,
R1 = 27 kΩ, R2 = 15 kΩ, Rs = 10 kΩ, RL = 2 kΩ, RC = 2.2 kΩ. If β = 100,
VBE = 0.7 V and VA = 100V, determine input resistance, output resistance,
voltage gain and current gain. Also determine the voltage gain by taking source
resistance into consideration.
(OR)
b) Using hybrid π model, obtain the expression for input impedance, output
impedance and mid band voltage gain of a common emitter amplifier.
13. a) Draw the circuit of a common source amplifier using MOSFET. Derive the
expressions for voltage gain and input resistance.
(OR)
b) Derive expression for voltage gain, input impedance and output impedance of
enhancement MOSFET drain feedback configuration.
(OR)
b) Write short notes on :
i) Miller effect capacitance. (5)
ii) Cut off frequency. (4)
iii) Unity gain bandwidth. (4)
15. a) Draw the circuit of a series voltage regulator and explain its operation. Discuss
how short circuit protection can be provided in the circuit.
(OR)
16. a)
Fig. 1
For the common emitter network shown in Fig. 1, determine :
a) re
b) Zi
c) Zo (ro = ∞)
d) Av (ro = ∞)
e) Ai (ro= ∞).
(OR)
b) i) Explain ac and dc load lines with necessary schematics. (10)
ii) Given the load line in Fig. 2 and the defined Q-point, determine the required
values of VCC, RC, and RB for a fixed-bias configuration. (5)
Fig. 2
–––––––––––––