OS390 Pulling A System Up by Its Bootstraps

Download as pdf or txt
Download as pdf or txt
You are on page 1of 29
At a glance
Powered by AI
The document describes the process of initializing an OS/390 system from hardware IPL through Master Scheduler Initialization. The major steps are loading OS/390, initializing the Nucleus, initializing general system resources, and Master Scheduler Initialization.

The major steps described are: The hardware process of loading OS/390, The loading and initialization of the Nucleus, The initialization of general system resources, and Master Scheduler Initialization.

The hardware IPL process is controlled by the S/390 architecture and hardware. A single CPU is used to read records from cylinder 0, track 0 to load the IEAIPL00 module and pass control to it for further initialization.

OS/390

Pulling a System up by its Bootstraps

JES

MSI

NIP RIMs
IPL RIMs

Share, March 2000 Hardware

Session 2824
Permission is granted to SHARE to publish this presentation paper in the
SHARE proceedings. IBM retains the right to distribute copies of this
presentation to whomever it chooses.

© Copyright IBM Corporation 2000 Greg Dyck


OS/390 Software Development
[email protected]
Trademarks of IBM

IBM ®
OS/390 ®

© Copyright IBM Corporation 2000


Session Abstract
In this presentation, the speaker will describe the general processing
which is involved in initializing an OS/390 system, from the IPL
process until the system is ready to start either JES2 or JES3. The
major steps described are:

The hardware process of loading OS/390


The loading and initialization of the Nucleus
The initialization of general system resources
Master Scheduler Initialization

© Copyright IBM Corporation 2000


Disclaimer

This presentation describes the processing in OS/390 V2

The information is intended to be used only for diagnostic


and tuning purposes

IBM may change the implementation of internal processing


at any time with no prior notice

© Copyright IBM Corporation 2000


OS/390 Initialization
Overview
Each phase builds on the next

JES Within each phase, steps build


on each other
MSI

NIP RIMs

IPL RIMs

Hardware IPL
© Copyright IBM Corporation 2000
Hardware IPL processing
Overview

Process is defined by the S/390 architecture


Controlled by hardware
A single CPU is used -- all CPUs, but the IPL CPU
are placed into a manual (i.e. stopped) state
A hardware system reset occurs before the
process begins
IPL records are written with ICKDSF
Cyl 0, Trk 0, R1, R2, IEAIPL00

© Copyright IBM Corporation 2000


Hardware IPL processing
DASD Cylinder 0, Track 0
R1 - IPL1
o Read-data R2 TIC to R2 data

R2 - IPL2
Seek Search-id-equal TIC to Search Read-data IEAIPL00 CCHHR

R3 - VOL1
Volume Label

User Label(s) -- Optional

Rn (usually R4)
IEAIPL00

© Copyright IBM Corporation 2000


Hardware IPL processing
Execution
Hardware generates an IPL read of 24 bytes into
location 0
For DASD, this always reads cylinder 0, track 0, record 1
Location 8 treated as a command chained CCW
Read record 2 into storage, command chain to next CCW
Transfer CCW execution to record 2 location
Seek and search for IEAIPL00 record
Read IEAIPL00 into location 0
On CCW chain completion, PSW is loaded from
absolute 0 and execution begun
IEAIPL00 location 0 contains initial PSW
© Copyright IBM Corporation 2000
IPL Resource Initialization
Overview
Originally just loaded the Nucleus and set up the
Master address space environment

Processing has gotten more complex with the XA


architecture and Dynamic I/O support

Processing is single threaded


The IVT contains global information during this
phase

© Copyright IBM Corporation 2000


IPL Resource Initialization
IEAIPL00
A mini operating system - Non relocatable
Builds an initial virtual environment
IPL workspace located at X'20000000' virtual
Provides services to
Back virtual storage with real frames
Do I/O
Controls the IPL initialization process
Loads IPL RIMs into workspace
Gives them control

© Copyright IBM Corporation 2000


IPL Resource Initialization
RIM Processing
1. Locate usable real storage at top of memory
2. Save IPL load parameters, and set any defaults
3. Process the information in LOADxx
4. Process the information in the IODF
Build a table of NIP consoles
Invoke the device UIMs to
Identify device specific nucleus and LPA modules
Calculate required SQA and ESQA
Build device control blocks in the workspace
Build the Allocation EDT in the workspace

© Copyright IBM Corporation 2000


IPL Resource Initialization
RIM Processing
5. Create a map of the DAT-on nucleus CSECTs
Includes modules identified by NMLs, NUCLSTxx, and UIMs
CSECTs are grouped/positioned by attributes, RMODE and
read-only
6. Load modules, dynamically resolving external
references
7. Create the initial SQA/ESQA areas
Sum of IBM supplied value, LOADxx INITSQA, UIM
determined value
8. Create Master's VSM control blocks and LSQA
9. Create Master's permanent page and segment
tables
© Copyright IBM Corporation 2000
IPL Resource Initialization
RIM Processing
8. Move from the workspace into SQA/ESQA
Device control blocks
Allocation EDT
IPL Messages
LPA device support module list
9. Validate real storage and build available frame queue
IPL workspace is destroyed
10. Switch to nucleus version of the PSA
11. Transfer control to NIP processing

© Copyright IBM Corporation 2000


NIP Resource Initialization
Overview
Initializes basic system resources
Processing is multithreaded -- normal dispatching
of work is done
Basic system service (SRBs, WAIT, POST, EXCP,
ATTACH, etc.) are initially available
Additional services enabled as NIP RIMs run
The NVT contains global information during this
phase

© Copyright IBM Corporation 2000


NIP Resource Initialization
Control Routine

Sets traps for unexpected errors (no RTM


support is available)
Verifies the hardware environment
Creates IPL processor control blocks
Creates global VSM control blocks
Creates I/O control block pools
Creates the initial system trace table
Opens SYS1.NUCLEUS as the LNKLST
Loads and invokes NIP RIM routines
© Copyright IBM Corporation 2000
NIP Resource Initialization
RIM Processing

1. Create RTM recovery and control blocks


2. Create WTO control blocks and pools
WTOs issued now will be logged in SYSLOG
3. Initialize Machine Check handling
4. Test availability, and initialize non-DASD devices
5. Select the NIP console and initialize it
WTOs will now be displayed on the NIP console
6. Test availability, and initialize DASD devices
Operator can be prompted during validation

© Copyright IBM Corporation 2000


NIP Resource Initialization
RIM Processing
7. Open the master catalog
8. Create the system symbolics from IEASYMxx
9. Open SVCLIB, PARMLIB, and LOGREC
10. If required, prompt for system parameters
(message IEA101A)
11. Merge and analyze the system parameters
12. Initialize ASM, opening page and swap datasets

© Copyright IBM Corporation 2000


NIP Resource Initialization
RIM Processing

13. Process SQA=


On a quickstart (CLPA not specified), PLPA boundaries control
SQA/ESQA boundaries
On a coldstart, expand initial SQA/ESQA
14. Create user SVC table entries from IEASVCxx
15. Create the PLPA if CLPA specified,
LPALSTxx datasets
UIM specified device support from SYS1.NUCLEUS
16. Create FLPA and MLPA -- fix FLPA area,
protect both areas as requested
© Copyright IBM Corporation 2000
NIP Resource Initialization
RIM Processing
17. Complete type 3 and 4 SVC table entries
18. Process CSA=
19. Initialize SRM
20. Enable RTM for task termination / SRB purge
Limited Function Address spaces can
now be created by Master
21. Initialize Cross-memory services, creates
PCAUTH
22. Initialize RSM Dataspace services, creates
RASP
© Copyright IBM Corporation 2000
NIP Resource Initialization
RIM Processing
23. Initialize System Trace services, creates TRACE
24. Initialize Timing services, sets TOD if needed
25. Initialize SVC dump services, creates
DUMPSRV
26. Initialize XCF/XES services, creates XCFAS
27. Initialize GRS services, creates GRS
28. Initialize SMS and PDSE services, creates SMXC
and SYSBMAS
29. Open LNKLST -- drops SYS1.NUCLEUS

© Copyright IBM Corporation 2000


NIP Resource Initialization
RIM Processing
30. Initialize Console services, creates CONSOLE
Full function console is still unavailable
31. Initialize WLM services, creates WLM
32. Initialize Data Management
33. Initialize Concurrent-copy, creates ANTMAIN
and ANTAS000
34. Initialize UNIX System Services, creates OMVS
35. Close master catalog

© Copyright IBM Corporation 2000


NIP Resource Initialization
RIM Processing

36. Initialize Catalog services, creates CATALOG


Limited function, for use until MSI completes
37. Exit NIP processing
Create the IPA
Free control blocks no longer needed by NIP
Reset traps for unexpected errors, enables full RTM
recovery/retry
LINK to Master Scheduler processing

© Copyright IBM Corporation 2000


Master Scheduler Initialization
Overview

Completes initialization of system functions


Coordinates final completion with primary
subsystem (JES2/JES3)

© Copyright IBM Corporation 2000


Master Scheduler Initialization
Basic processing

Initialize Master Trace processing


Enable full function Console processing
All MCS consoles are now available
Initialize Sysplex-wide ENF services, creates
IEFSCHAS
Initialize MSTR subsystem
Initialize Common JES services, creates JESXCF
Initialize Allocation services, creates ALLOCAS
Attach Initiator to start Master JCL
© Copyright IBM Corporation 2000
Master Scheduler Initialization
Processing

1. Initialize MIH services


2. Complete ASM initialization
3. Initialize IOS dynamic pathing, create IOSAS
4. Initialize Master's security environment
5. Initialize Console attributes, DEL=RD etc.
6. Initialize APPC services
7. Initialize TSO services
8. Initialize LOGREC Logstream recording
9. Enable ENF services
© Copyright IBM Corporation 2000
Master Scheduler Initialization
Processing

10. Initialize System Logger services, creates


IXGLOGR
11. Vary all available CPs online

We are now multiprocessing

12. Initialize SMF services, create SMF


13. Issue commands in IEACMD00 and
COMMNDxx
Only commands processed by CONSOLE will execute now
© Copyright IBM Corporation 2000
Master Scheduler Initialization
Processing

14. Initialize RTM services


LOGREC recording
Address space termination
SVC dump processing
15. Initialize System security processing
16. Build defined subsystems
Invoke initialization routine
Issue START for primary JES subsystem, if requested
17. Hold primary JES STC and TSO processing

© Copyright IBM Corporation 2000


Master Scheduler Initialization
Processing
18. Indicate MSI is complete
19. Initialize Master command processing
Any pending commands that execute in Master will now be
executed
Start commands are executed by Master

Full Function address spaces can be


created - JES and other tasks started
under MSTR will now start
20. Issue command processing available message

© Copyright IBM Corporation 2000


Master Scheduler Initialization
Processing

21. Allow pending address space creates (not done


by Master) to complete
Create full function CATALOG
Original CATALOG terminates
Address spaces may switchover from limited to full function
22. Wait for JES to indicate primary services are
available
Release primary JES STC and TSO processing
Start the System LOG

All processing is now complete


© Copyright IBM Corporation 2000

You might also like