Scribd Logo
Upload

Welcome to Scribd!

  • 170 views

    Basic of Timing Analysis in Physical Design - VLSI Concepts

    Uploaded by

    Ilaiyaveni Iyandurai
    The document discusses the basics of timing analysis in physical design. It defines timing analysis as the methodical analysis of a digital circuit to determine if timing constraints are met. Specifically, it means meeting all setup, hold, and pulse-width time requirements. There are two main types of timing analysis: static timing analysis which checks static delay requirements without input/output vectors, and dynamic timing analysis which verifies functionality by applying input vectors and checking outputs. The basis of timing analysis is the clock and sequential components like flip-flops. Key things analyzed are clock skew, setup and hold times, and clock-to-output delays to ensure timing constraints on the clock and sequential elements are satisfied.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Basic of Timing Analysis in Physical Design - VLSI Concepts

    Uploaded by

    Ilaiyaveni Iyandurai
    170 views5 pages
    The document discusses the basics of timing analysis in physical design. It defines timing analysis as the methodical analysis of a digital circuit to determine if timing constraints are met. Specifically, it means meeting all setup, hold, and pulse-width time requirements. There are two main types of timing analysis: static timing analysis which checks static delay requirements without input/output vectors, and dynamic timing analysis which verifies functionality by applying input vectors and checking outputs. The basis of timing analysis is the clock and sequential components like flip-flops. Key things analyzed are clock skew, setup and hold times, and clock-to-output delays to ensure timing constraints on the clock and sequential elements are satisfied.

    Original Title

    Basic of Timing Analysis in Physical Design _VLSI Concepts

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document discusses the basics of timing analysis in physical design. It defines timing analysis as the methodical analysis of a digital circuit to determine if timing constraints are met. Specifically, it means meeting all setup, hold, and pulse-width time requirements. There are two main types of timing analysis: static timing analysis which checks static delay requirements without input/output vectors, and dynamic timing analysis which verifies functionality by applying input vectors and checking outputs. The basis of timing analysis is the clock and sequential components like flip-flops. Key things analyzed are clock skew, setup and hold times, and clock-to-output delays to ensure timing constraints on the clock and sequential elements are satisfied.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    170 views5 pages

    Basic of Timing Analysis in Physical Design - VLSI Concepts

    Uploaded by

    Ilaiyaveni Iyandurai
    The document discusses the basics of timing analysis in physical design. It defines timing analysis as the methodical analysis of a digital circuit to determine if timing constraints are met. Specifically, it means meeting all setup, hold, and pulse-width time requirements. There are two main types of timing analysis: static timing analysis which checks static delay requirements without input/output vectors, and dynamic timing analysis which verifies functionality by applying input vectors and checking outputs. The basis of timing analysis is the clock and sequential components like flip-flops. Key things analyzed are clock skew, setup and hold times, and clock-to-output delays to ensure timing constraints on the clock and sequential elements are satisfied.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 5
    At a glance
    Powered by AI
    The key takeaways are that timing analysis is important to ensure a chip meets its timing constraints and operates properly under different conditions. There are two main types of timing analysis: static timing analysis and dynamic timing analysis.

    The two main types of timing analysis are static timing analysis and dynamic timing analysis.

    The reasons for performing timing analysis are to verify that the circuit meets its timing requirements, ensure it works properly under all operating conditions, and help with component selection.

    11/9/2017 Basic of Timing Analysis in Physical Design |VLSI Concepts

    More Next Blog»

    VLSI Concepts
    Translate page

    Select Language

    An online information center for all who have Interest in Semiconductor Industry.

    Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting Video Lectu

    Recommended Book About Us Assessment

    Search This Blog ASIC Verification

    Search

    Index

    Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6 Chapter7 Chapter8


    STA & SI
    Introduction Static Timing Analysis Clock Advance STA Signal Integrity EDA Tools Timing Models Other Topics

    Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6


    Extraction &
    DFM Introductio Parasitic Interconnect Corner (RC Manufacturing Effects and Their Dielectric Process Other
    n Corner) Modeling Layer Variation Topic Register Now

    Featured Post
    Monday, February 28, 2011

    "Fresher" become
    Basic of Timing Analysis in Physical Design 3Ps (Passion, Pati

    The Journey from Fres


    easy as everyone think
    suggest to students/ca

    Vlsi ex
    Lots of people asked me to share my experience over timing analysis. Even though, a lot of material is already present but still it looks to me that Like
    things are not in a systematic way. I try my best to put things in a simple and understandable language or say way and wish it helps everyone
    (beginner and professional). Be the first of your f
    Please let me know in case I have missed any topic or concept. It’s difficult to put everything in a single post, so be ready for series of articles :)
    on Timing analysis.

    What is Timing Analysis??

    Before we start anything, it's important to know "what exactly we mean by Timing Analysis". Why it's so important these days?

    There are a couple of reasons for performing timing analysis.


    Timing Constraints
    We want to verify whether our circuit meet all its timing requirements
    There are 3 types of design constraints
    timing,
    power, VLSI EXPERT (v
    area. google.com/+Vlsi-e

    Bridging Gap Betw


    During designing there is a trade-offs between speed, area, power, and runtime according to the constraints set by the
    Acdamia and Indu
    designer. However, a chip must meet the timing constraints to operate at the intended clock rate, so timing is the most
    important design constraint. Follow
    Operating Evniroment:
    303 followers
    We want to make sure that circuit is properly designed and can work properly for all combinations of components over the
    entire specified operating environment. "Every Time".
    Component Selection: Timing analysis can also help with component selection. Total Pageviews
    An example: You are trying to determine the speed of the memory device which can be use with a microprocessor.
    Using a memory device that is too slow, may not work in the circuit (or would degrade the performance by
    5,366,330
    introducing wait states) and
    Using one that is too fast will likely cost more than it needs to.

    http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 1/5
    11/9/2017 Basic of Timing Analysis in Physical Design |VLSI Concepts

    So, I say Timing analysis is the methodical analysis of a digital circuit to determine if the timing constraints imposed by components or interfaces
    are met. Typically, this means that you are trying to meet all set-up, hold, and pulse-width times requirement.

    Note: Timing analysis is integral part of ASIC/VLSI design flow. Anything else can be compromised but not timing! Subscribe To VLSI EXP

    Posts
    Types of Timing Analysis:
    Comments
    There are 2 type of Timing Analysis
    Static Timing Analysis
    Checks static delay requirements of the circuit without any input or output vectors.
    Dynamic Timing Analysis.
    verifies functionality of the design by applying input vectors and checking for correct output vectors

    Basic Of Timing Analysis:

    The basis of all timing analysis is the "Clock" and "Sequential component" (Flip-flop, Latches). Following are few of the things related to clock and Edusaksham
    flip-flop which we usually want to take care during Timing analysis. VLSI - Self...
    INR 5,750.00
    Clock related:
    Shop now
    It must be well understood parametrically and glitch-free.
    Timing analysis must ensure that any clocks that are generated by the logic are clean, are of bounded period and duty cycle, and of a
    known phase relationship to other clock signals of interest.
    The clock must, for both high and low phases, meet the minimum pulse width requirements.
    Certain circuits, such as PLLs, may have other requirements such as maximum jitter. As the clock speeds increase, jitter becomes an
    increasingly important parameter.
    When "passing" data from one clock edge to the other, ensure that the worst-case duty cycle is used for the calculation. Remember: A
    frequent source of error is the analyst assuming that every clock will have a 50% duty cycle.
    Flip-Flop related: Edusaksham
    VLSI - Static...
    Make sure that all parameters of flip-flops always met. The only exception is when synchronizers are used to synchronize
    asynchronous signals INR 2,300.00

    For asynchronous presets and clears, there are two basic parameters (Recovery and Removal) must be met. Shop now
    All setup and hold times are met for the earliest/latest arrival times for the clock.
    Setup times are generally calculated by designers and suitable margins can be demonstrated under test. Hold times, however, are
    frequently not calculated by designers. Popular Posts
    When passing data from one clock domain to another, ensure that there is either known phase relationships which will guarantee
    "Timing Paths" : Sta
    meeting setup and hold times or that the circuits are properly synchronized
    Timing Analysis (ST
    basic (Part 1)
    Now, let's talk about Each type of Timing analysis One by one in the series of articles.
    Basic of Timing
    Analysis in Physical
    Design
    Next
    "Setup and Hold Tim
    : Static Timing Analy
    (STA) basic (Part 3a
    You might also like:
    Delay - "Wire Load
    Model" : Static Timin
    Analysis (STA) basic
    (Part 4c)

    "Setup and Hold Tim


    Violation" : Static
    Timing Analysis (ST
    basic (Part 3b)
    "Timing Paths" : Hierarchical Design Setup and Hold
    Static Timing Flow - part 2 Check: Advance "Examples Of Setup
    Analysis (STA) STA (Static Timing and Hold time" : Sta
    basic (Part 1) Analysis ) Timing Analysis (ST
    basic (Part 3c)
    Linkwithin

    Delay - "Interconnec
    Delay Models" : Sta
    Posted by VLSI EXPERT at 2:14 PM Timing Analysis (ST
    basic (Part 4b)
    Reactions: Excellent (7) Good (2) Interesting (0) Need More (0)
    "Time Borrowing" :
    Static Timing Analys
    (STA) basic (Part 2)
    16 comments: 5 Steps to Crack VL
    Interview
    Vee Eee Technologies December 8, 2011 at 5:56 PM
    10 Ways to fix SETU
    Excellent pieces. Keep posting such kind of information on your blog. I really impressed by your blog. and HOLD violation
    Static Timing Analys
    Reply (STA) Basic (Part-8)

    sanjay March 12, 2012 at 3:06 PM Recent Visitors

    really good site to clear our doubts

    Reply

    http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 2/5
    11/9/2017 Basic of Timing Analysis in Physical Design |VLSI Concepts
    Live Traffic Feed
    Mohammed Hafiz September 11, 2012 at 12:18 AM A visitor from Tha
    Maharashtra arrive
    GOOD SIR ,GREAT JOB...
    google.co.in and vi
    Reply "DIGITAL BASIC
    Sequential Circuit
    A visitor from
    Concepts" Santa
    3 mins
    aagupta88 September 19, 2012 at 6:10 PM Maria, California a
    from vlsi-expert.co
    Amazing.....
    viewed "Fixing Set
    Reply Hold Violation : St
    Timing Analysis (S
    A visitor
    Basic from
    ( Part 6a)Hyd
    |VL
    Khadar October 15, 2012 at 3:02 PM Andhra
    Concepts" Pradesh
    4 minsarra
    from google.co.in a
    Really great job!!! very helpful
    viewed "Synopsys
    Reply Constraints (SDC)
    A visitor
    |VLSI from Ho4C
    Concepts"
    Minh
    ago City, Ho Chi
    Anonymous March 27, 2013 at 8:22 PM arrived from googl
    and viewed "10 Wa
    useful
    fix SETUP and HO
    Reply violation: Static Tim
    A visitor (STA)
    Analysis from Pula
    Ba
    Pinang
    (Part-8)viewed "Pa
    |VLSI Con
    Ravi Gullapalli Gullapally GARV October 8, 2015 at 9:25 PM Interconnect
    5 mins ago Corne
    Corner) Basics - Pa
    I don't know how to address you. Until I know you, will stick to Senior.
    |VLSI Concepts" 5
    A
    agovisitor from Japa
    Senior, what we loosing by limiting our selfs to static analysis to fix all the timing issues?
    arrived from vlsi-
    In real world every thing is dynamic. We do functionality verification with vectors, we simulate ( or emulate if we could afford it. ), which is dynamic !
    expert.com and vie
    "Delay - "Wire Loa
    But coming to timing we are limiting to static analysis because of resources ( machine time and to reduce the run time of incremental timing analysis by Model" : Static Tim
    the 'Design automation tools' during synthesis, place n route stages). Analysis
    A visitor (STA) bas
    from Tha
    (Part 4c)from
    arrived |VLSI Co
    googl
    This is costing us something for sure... Am trying to figure it out ! 6 mins
    and ago "VLSI
    viewed
    ~Junior
    Concepts" 6 mins
    A visitor from Neua
    Reply Bayern arrived from
    google.de and view
    Ways to fix SETUP
    Ravi Gullapalli Gullapally GARV October 8, 2015 at 10:47 PM
    HOLD violation: S
    Timing Analysis (S
    My Mentor told me when ever you come to me with a question, "I also want you bring along all the possible answers, on the basis of your experience A visitor
    Basic from |VLS
    (Part-8) Jaka
    and knowledge". Jakarta Raya viewea
    Concepts" 7 mins
    "VLSI Concepts: V
    Senior, in the early days when our fathers decided to stick to timing analysis for only 'Static', we are only needed few more days of work to tune the
    BASIC"
    A visitor 9from
    minsIndi
    ag
    constraints to reflect dynamic situations of the design application.
    i.e timing exceptions. arrived from googl
    If the timing analysis is dynamic, we don't need to add timing exceptions, in the real dynamic time they don't happen. and viewed "Parasi
    Interconnect Corne
    In the current world of system on a single chip, there are too many variable ( a wide variety of IPs ) for engineers to figure out all the timing exceptions
    Corner) - Part 2 |VL
    that won't occur in the real time. Real-time view · Get Feedjit

    I personally witnessed and suffered how not clean constraints munching valuable turn around time for todays complicated SOC design's specs to
    silicon realization.

    Conclusion : By not doing dynamic timing analysis, we are loosing valuable time and all stages of chip design are suffering. Considering my limited
    experience and knowledge this might be a false conclusion, please comment.
    Followers
    The possibility ( or impossiblity ) of implementing a dynamic timing analysis is completely different discussion, and I need to reach out my peers in EDA
    software development industry to comment on this. Followers (454) Next

    ~Junior

    Reply

    Unknown March 5, 2016 at 12:26 PM

    thanks bro for the blog i am searching for this for a long time thank u so much
    Follow
    Reply

    Thirupam Reddy March 10, 2016 at 12:16 PM

    Very good info sir

    Reply

    Balakrishna June 17, 2016 at 7:32 AM

    very informative ...thanks a lot

    Reply

    Aniqa Rajput June 5, 2017 at 4:43 PM

    http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 3/5
    11/9/2017 Basic of Timing Analysis in Physical Design |VLSI Concepts
    Advanced CAD software allows you to create intricately detailed room plans, which is why the software is so popular among large interior retailers. A
    large kitchen-selling company can use CAD to plan a basic kitchen in a couple of minutes allowing their customer to see how their kitchen will look -
    this improves customer confidence leading to a better chance of a sale. buy SolidWorks 2011

    Reply

    theimpossible-game July 6, 2017 at 2:17 PM

    The information you share is very useful. It is closely related to my work and has helped me grow. Thank you! the impossible game

    Reply

    usps tracking September 1, 2017 at 7:54 AM

    The knowledge you share really changes me in life, I sincerely thank you for the things you have done, sure your blog will help more people. Sincerely
    thanks

    Reply

    slither.io September 3, 2017 at 2:26 PM

    Through your pen I found the problem up interesting! I believe there are many other people who are interested in them just like me! How long does it
    take to complete this article? I hope you continue to have such quality articles to share with everyone! I believe a lot of people will be surprised to read
    this article! Thanks for your post!
    geometry dash

    Reply

    gmail.com sign in September 29, 2017 at 7:15 AM

    I've read your entire information that you stocks in your article and I must say I love it. Many thanks for writing this post. I appreciate it.

    Reply

    Links to this post


    Create a Link

    Newer Post Home Older Post

    Subscribe to: Post Comments (Atom)

    Must Read Article

    Content Delay - "Interconnect Delay - "Wire Load Skew


    Delay Models" : Static Model" : Static Timing
    Timing Analysis (STA) Analysis (STA) basic...

    Timing Arc Clock Reconvergence UNATE : Timing Arc STA & SI


    Pessimism (CRP) basic

    http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 4/5
    11/9/2017 Basic of Timing Analysis in Physical Design |VLSI Concepts

    Follow by Email

    Email address... Submit

    Vlsi expert group. Simple theme. Powered by Blogger.

    http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 5/5

    You might also like