1987 08 UPD77C25 DSP Adv Prod Data Sheet
1987 08 UPD77C25 DSP Adv Prod Data Sheet
1987 08 UPD77C25 DSP Adv Prod Data Sheet
NEC
ADVANCE August 1987
PRODUCT
INFORMATION
fJ,PD77C25/
fJ,PD77P25
Digital Signal Processor
Data Sheet
lhe information contained in this document is being issued in advance of lhe production cycle for the device. lhe
parameters for the device may change bafore final production ar NEC Electronics Inc., aI ils own discretion. may
withdraw lhe device prior to production.
lhe informatian in this document ;5 subject to change without notice. NEC Electron ics Inc. assumes no
responsibility for any errors ar omissions Ihat may appear in this document. Oevices sold by NEC Electronics Inc.
are covered by lhe warranty and patant indemnification provisions appearing in NEC Electronics Inc. Terms and
Conditions of Sale only. NEC Electronics Inc. makes no warranty , express, statulory, implied, or by c:Iescriplion,
regarding lhe inlormalion sei forth herein or regarding lhe freedom 01 lhe described devices Irom palenl
infringemenl. NEC Ele ctronics Inc. makes no warranty of merchantability or filness lor any purpos8. NEC
Electronics Inc. makes no comm itment lo updale or lo keep currenl the inlormalion contained in this documenl. No
part of this document may be cop ied or reproduced in any form or by any means without the prior written consen! of
NEC Electronics Inc.
Fabio Montoro
uPD77C2smp2S
DIGITAL SIGNAL PROCESSOR
~------------------------------------------------------
Description
The uP077C25/uP077P25 signal processing interface (SPI) chips are significant upgrades to the uP07720 - the
original member of NEC's family of digital signal processors. Oesignated the "SPI PLUS" (SPI+), these chips
execute instructions twice as fast as the 7720/77C20. Additional instructions allow the SPI+ to execute common
digital filter routines more efficiently and hence at more than twice the speed of a 7720 implementation.
1n addition to doubled execution speed, the SPI+ has four times the .instruction ROM space anel twice the data ROM
and RAM space of the n20. Real savings are now possible especially where one nC25 can do the wori< of - and
replace two or more 7720s.
The externai clock frequency (8.3 MHz maximum) remains the same as for n20/77C20 while the internai instruction
-execution speed is doubled. For most applications, the 77C25177P25 is plug-in compatible with the
n20177C20177P20.
The feature that distinguishes digital signal processing (OSP) chips from general-purpose microcomputers is the on-
chip multiplier • necessary for high speed signal processing algorithms. The SPI+ multiplier is very sophisticated -
especially for a Iow-cost OSP chip • since both multiplier inputs can be Ioaded simultaneously from two separate
memory areas. These Ioading operations are only two of nine operations (see 'Features') that can occur during one
122 ns instruction cycle. (On competitive OSP chips such operations raquire separata instructions). For a typical
DSP filter application involving many successive multiplications, the SPI+ provides a new multiplication product for
addition to a sum of products every 122 nanoseconds. Additionally, during the same instruction, memory data
~pojnters are manipulated, and even a retum from subroutine may be executado
The uP077C25 is the mask ROM version, and uPOnp25 is the UVEPROM version. Both versions are CMOS
and functionally identical.
See table 1 for detailed comparison of features between 77C25 and 77C20A.
Features
n Low-power CMOS: approximately 24 mA typical current use (77C25).
n Fast instruction execution: 122 ns with 8.192 MHz clock.
n Ali instructions execute in one instruction cycle
[] Crop-in compatible with uPOn20Al77C20Al77P20
n 16-bit data word
n Multi-operation instructions for fast program execution:
- Load one muttiplier input
•• Load the other multiplier input
- Mulitply (automatic)
- Load product to output registers (automatic)
-- Add product to accumulator
- Move RAM column data painter
-- Move RAM row pointer
-- Move data ROM pointer
- Return from subrountine
• Any part, any combination, or ali 9 of the above operations may constitute one instruction which executes in 122 ns
~.
1
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
Features cont
fi Modified Harvard architecture with three separate memory areas
-- Program ROM (2048 x 24 bits)
-- Data ROM (1024 x 16 bits)
-- Data RAM (256 x 16 bits)
fi 16- x 16-bit fixed point multiplier; 31-bit product with every instruction
[] Dual 16-bit accumulators
fi Extemal maskable interrupt
[] Four-Ievel stack for subroutines andJor interrupt
11 Multiple 1/0 capabilities
-- Serial: 8- or 16-bit (244 ns/bit)
-- Parallel: 8- or 16-bit
-- DMA
D Compatible with most uP's, including:
-- uPD8080
-- uPD8085
-- uPD8086
- uPD780 (zaO)
-- uPD78xxx family
11 Single +5 volt power supply
Appllcatlons
Performance Benchmarks
To be announced.
2
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
77C2smp2S nC20AI77P20
Since the 77C25 executes an instruction in one extemal clock cycle (versus two cycles of the same 8.192 MHz
clock for 77C20A). the 77C25 may be substituted for a 77C20A (or 7720A or 77P20) in a circuit without
modification of that circuito Hardware/software which implements data transfers - both serial anel parallel - between
the SPI+ and other devices in an existing 7720 design should use the handshake protocol described more fully in
the 77C25 User's Manual.
Orclerlng Informatlon
3
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
o U c c
r
Uo!CUCcUOCIJU
z~ QZ»zcuz
SOEN
SORQ
SerIal 0UIpUt enIbIe 1f1)Ut
U&8QQU~t;u~~
Z ~~Zda:Z_~
4
uPD77C25mp25
DIGITAL SIGNAL PROCESSOR
~---------------------------------------------------
Pin Functions
CLK
This is the single-phase master clock input.
CS [Chip Select]
This input enables data transfer through the data port with RD or WR.
Do • D7 [Data BUI]
This three-state 110 data bus transfers data between the data ragister or status ragister and
the externai data bus.
INT [Interrupt]
A low-to-high transition on this pin executes a call instruction to Iocation 100H. if interrupts were
previously enabled.
PO,P1
These pins are general-purpose output controllines.
RST [Reset)
This input initializes the SPI+ internallogic and sets the PC to O.
GND
This is the connection to grouncl.
NCNppIVcc
This pin is not internally connected in the nC25. In the 77P25, this pin inputs the programming
voltage (V pp) when the part is being programmed.
6
uPDnC2smp25
DIGITAL SIGNAL PROCESSO R
.~----------------------------------------------
Block Diagram
t
I
I
I
lnIbuctIon RÀM
ROM 256118 IluHlplIer
2048 124 I 18118-31
[EPROM)* I
Low I Hlgh
Serial
1/0
o
1
2
II
3
1"'.l.L,
ISGN
L __ .JI
s s c Z
FJ.gA A A A A
1 O 0.11
ROM
FJ.gB S S c Z 1024118
B B B 8 [EPROM)"
1 O
v",*-
~
ClK~
RST-
INT
Vao-
GND- lntInupt
*J&PD77P25
Functlonal Descriptlon
The primary bus (unshaded in the block diagram) makes a data path between ali of the ragisters (including 1/0),
memory, anel the processing sections. lhis bus is referred to as the IDa (internai data bus). The multiplier
input registers K and L can be Ioaded not only from the IDa but attematively via buses (darkened in the block
diagram) directly from RAM to the K register and directly trom data ROM to the L register.. Output trom the
multiplier in the M anel N registers is typically added via buses (shaded in the block diagram) to elther accumulator
A or a as part of a multi-operation instruction.
Memory
Mernory is divided into three types: instruction ROM, data ROM, and data RAM. lhe 2048 x 24-bit words of
instruction ROM are addressed by the 11-bit program counter that can be modified by an externai reset, interrupt.
call, jump, or retum instruction.
~
7
uPDnC25mp25
DIGITAL SIGNAL PROCESSOR
~.
The data ROM is organi~ed in 1024 x 16-bit words that are addressed through a 10-bit ROM pointer (RP
register). The RP may be modified simuttaneously with arithmetic instructions so that the next value is available for
the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other
constants for signal and math processing applications.
The data RAM is 256 x 16-bit words and is addressed through an a-bit data pointer (OP register). lhe OP has
extensive addressing features that operate simultaneously with arithmetic instruct- ions, eliminating additional time
for addressing or address modification.
ArHhmetlc Capabllltles
One of the unique features of the 8PI+'s architecture is tis arithmetic facilities. Wrth a separate multiplier, ALU,
and multiple internai data paths, the 8PI+ is capable of carrying out a muttiply, an add or other arithmetic operation,
and a data move between intemal registers in a single instruction cycle.
ALU
The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on data routed via the P and a
ALU inputs.
Accumulators [ACCAlACCB]
Associated with the ALU are two 16-bit acaJmulators, each with its own set of flags, which are updated at the
end of each arithmetic instruction (except NOP). Table 2 shows the ACC AJB flag registers. In addition to zero ~
result, sign, carry, and overflow flags, the 8PI+ incorporates auxiliary overflow and sign flags (8A1, 8B1, OVA1, .
OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as
three successive additions or subtractions.
When OVA1 is set, the 8A1 bit will hold the corrected sign of the overflow. lhe SGN register will use 8A1 to
automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated
value. lhe 8GN register is not affected by arithmetic operations on accumulator B, but flags 8B1, SBO, CB, ZB,
OVB1, and OVBO are affected.
a
uPD77C25mp25
DIGITAL SIGNAl PROCESSOR
~-------------------------------------------------------
Multlpller
Thirty-one-bit results are developed by a 16 x 16-bil two's complement multiplier in 122 ns. The result is
automatically latched lo Iwo 16-bit regislers, M and N, ai lhe end of each inslruction cycle. The sign bit and 15
higher bits are in M and lhe 1610wer bits are in N; lhe LSB in N is zero. A new product is available for use after
every instrudion cycle, providing significant advantages in maximizing processing speed for real-time signal
processing.
Stack
The SPI+ contains a four-Ievel program stack for efficient program usage and inlerrupt handling.
Interrupt
The SPI+ supports a single-Ievel interrupt. Upon sensing a high levei on the INT terminal, a subroutine call to
Iocation 100H is executado The EI bit of lhe status register aulomatically resets lo O, disabling the interrupt facility
unlil it ás reenabled under program control.
InputlOutput
General
The SPI+ has Ihree communication ports, as shown in figure 1: two serial and one 8-bit parallel, each with its own
control lines for interface handshaking. ParaUel port operalion is software-configurable to be in either polled mode
~or DMA mode. A general-purpose, two-line output port rounds out a full complement of interface capability.
Serial 110
The two shift registers (SI,SO) are software-configurable lo single- or double-byte Iransfers. The shift
registers are extemally clocked (SCK) lo provide a simple interface between lhe SPI+ and serial peripherals such
as AIO and DIA converters, codecs, or other SPI's. Figure 2 shows serial 110 timing.
SPI+
~ Do-D7
ParalIelIIO :-
-Rã se
Interface
- ·WÃ SOA0
..
tDExtemaJ
OmBus ·CS SõEN -'"
I- Serial ~o
Ao SCK In18rface
"-
SI
õAcK
eMA
Interface { ORO
SiêN
- General
~=18
Interrupt INT Po
Reaet RST
.. CLK
P1 ~Part
Clock
9
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
~.
------------------------------------------------------------------
Figure 2. Serial 1/0 Tlmlng
SCK
~A
.B
SORO
I \---------
SõEN \'-----------.iJ12----------....I1 - - - - ---
(Not.')
~~---
X"""",,-__X,-_2_~~
HlghZ
1301'S X - -X 150r7 )J~
Output
Data ( o --
140r6 :'"\,---HlghZ
____ _
I ,------------------,
,
(NOI.3)
(Nat Data Set) ,
J ,---,
, ,
(Nole2J
InputData =::X___X o X'-_--JX 2
~:=x 1301'S X 1401'6 X 1501'7 X X
\~--- _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ __ _ J
I
n
L
Nol..:
(1) Dm ctodced OUI on felll", edge of SCK.
(2) Da.. Clodled In on flt.t", edll. of SCK.
(3) Broken llne denol.. conMCUtlve ..ndlng oI nell dala.
Parallell/O
The a-bit paraUel VO port may be used for transferring data or reading the SPI+'s status, as shown in table 2. Data
transfer is handled through a 16-bit data register (DR) that is software configurable for double- or single-byte data
transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be
used with other processors and computer systems. .
10
uPD77C25mp25
DIGITAL SIGNAL PROCESSOR
~----------------------------------------------
Table 3. Parallel R/W O~ratlon
cs Ao WR RD OperaUon
Note:
(1) Elght MSBs or 8 LSBs of data reglsmr (DR) are used, dependlng
on DR status bit (DRS). lhe conditlon of DACK • Oia equivalent to
Ao.CS .0.
Parallel data transfers may be controlled (optionally) via OMA control lines ORO and OACK. OMA mode allows
high-speed transfers and reduced processor overhead. When in DMA mode, OACK input resets ORO output
when data transfer is completed. OACK also resets the ROM bit of the status register. (Note that the ROM bit is
not affected by OACK in 7720).
Status Reglater
The status register, shown in figure 3, is a 16-bit register in which the eight most significant bits may be read
by the system's microprocessor for the latest parallel data 1/0 status. The ROM anel ORS bits can only be affected
by parallel data moves. The other bits can be written to (or read) by the SPI+'s Ioad immediate (LOI) or move
(MOV) instructions. The EI bit is automatically reset when an interrupt is serviced.
MSB LSB
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 o
IROMIUSF1IUSFOIDRSFIDRclsocl SlC IEI I o I o I o I o I o I P1 IPO I
11
uPD77C25mp25
""
DIGITAL SIGNAL PROCESSO R
.
Flag DelCrlptlon
Instructions
The SPI+ has three types of instructions: Load Immediate. Branch. anel the multifunction OP instruction. Each type
takes the form of a 24-bit word and executes in 122 ns.
Temporary Reglsters
Instruction Tlmlng
To control the execution of instructions. the externai 8 MHz clock is divided imo phases for internai execution.
The various elements of the 24-bit instruction word are executed in a set order. Muftiplication automatically begins
first. Also. data moves from source to destination bafore other elements of the instruction. Data being moved on
the internai data bus (108) is available for use in ALU operations (if P-select of the instruction specifies 108).
However, ;f the accurrulator specified in the ASL field is also specified as the destination of the data move, the ALU
operation becomes a NOP, as the data move supersedes the ALU operation. ""
12
uPDnC25mp25
DIGITAL SIGNAL PROCESSO R
~------------------------------------------------------------
Pointer modifications occur ê}t the end of the instruction cycle after their values have been used for data moves.
The resuft of muttiplication is available at the end of the instruction cycle for possible use in the next instruction.
If a return is specified as part of an OP instruction, it is executed last.
An assembly language OP instruction may consist of what Iooks like one to six lines of assembly cede, but ali of
these fines are assembled together into one 24·bit instruction word. Therefore, the order of the six lines makes
no difference in the order of execution described above. However, for understanding the SPI+'s operation and to
eliminate confusion, assembly cede should be written in the order described: that is: data move, ALU operations,
data pointer modifications, and then retum.
Figure 4 iIlustrates the OP/RT instruction field specification. There are two instructions of this type, both of which
are capable of executing ali ALU functions listed in table 6. The ALU functions operate on the value specified by
the P-select field (see tabla 5).
Besides the arithmetic functions, these instructions can also (1) modify the RAM data pointer OP, (2) modify the data
ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register
(the possible source and destination registers are listed in tables 10 and 11, respectively). The difference
in the two instructions of this type is that RT executes a subroutine or interrupt ratum at the end of the instruction
cycle, but the OP does not. Tables 6,7,8, and 9 show the ASL, OPL, OPH, and RPOCR fields, respectively.
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 o
R
A P
OP o o p- AlU S OPL DPH-M o SRC OST
Select L C
R
Ar o 1 Sarna as OP Instruction
RAM o o RAM
M M Raglster
N 1 N RegJster
Note:
(1) Any value on lhe on-chip data bus. Value may be seIect8d from any
~ o, lhe registBrs listsd in tabIe 6 source reglstur seIections.
13
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
ACCA o ACCA
ACCB ACCB
14
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
~
lable 8. DPL Fleld
OPNOP o o No operation
Ma O O
~M4 O O O
MS O O
MS O O
M7 O
MS 1 O O O
M9 O O
MA O O
MS 1 O
MC O O
MO O
ME O
MF
15
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
Mnemonics 08 RP Operatlon
RPNOP o No operation
RPOEC Decrement RP
A O O O ACCA (Accumulator A)
B O O ACCB (Accumulator B)
TA O O TR temporary reglster
OP O O O OP data pointer
('1
RP O O RP ROM pointer
OR O O OR data regjstar
K O Kreglster
L O Lregister
MEM RAM
Notes:
(1) lhe contenta of the TAB register are also output If NON Is
spec:ified.
(2) FR to 10B, ROM not sal In OMA not sal
(3) Flrst bit In goes to MSB, last bit to LBB.
(4) Flrst bit goes to LBB,last bit to MSB (bit raversed).
~
'"
16
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
~---------------------------------------------------------
Jump/C8U/Branch
Three types of program counter modifications are accommodated by the SPI+ and are listed in table 12. Ali the
instructions, if unconditional or if the specified condition is true, take their next program execution address from the
next address field (NA); otherwise. PC =PC + 1.
20 19 18 17 16 15 14 11 10 9 8 7 6 5 4 3
BRCHCND NA
Branch Instructlon
o o . UnconditionaJ Jump
~1 o Subrcutine Call
o o Condttlonal jump
The Ioad data instruction will take the 16-bit value contained in the immediate data field (10) and place it in the
ragister specified by the destination field (OST) esee table 11).
20 19 18 17 16 15 14 13 12 11 10 9 8 7
17
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
@NON O O O O No register
@A O O O ACCA (Accumulatar A)
@S O O O ACCB (Accumulatar B)
@K O O K (Mult)
@L O L Reglster
@TRB O TRS Reglster
@MEM RAM
Notes:
(1) LSB Is first bit out.
(2) MSB is first bit out
(3) Internai data bus to K, and ROM to L register
(4) Contents o, RAM address specified by OP8 - 1, is pIaced In K
register,lDS la placed In L (that is, 1, OPs, OP.., OP3-OPO>.
18
uPD77C2smp2S
DIGITAL SIGNAL PROCESSOR
.~-----------------------------------------------------
Table 1&. BRCH/CND Fields
IInImonIc BACHFIIId
JCA o o o o o o o Col.1
JNC8 o o o o o o o ca.o
JC8 o o o o o o ca.1
JNZA o o o o o o o ZA.O
JZA o o o o o o
JNZB o o o o o o za.o
JZB o o o o o
JNOVNJ o o o o o o o OVNJ.O
JOVAIJ o o o o o o OVNJ.1
JN0V80 o o o o o o OVBO.O
JOVBO o o o o o OVBO.1
JNOVA1 o o o o o o OVA1.0
~OVA1 o o o o o OVA1.1
JNOV91 o o o o o OVB1.0
JOva1 o o o o OVB1.1
JNSNJ o o o o o o o
JSAO o o o o o o SAG.1
JNSBO o o o o o o S80.0
JSBO o o o o o S80.1
JNSA1 o o o o o o 8A1.0
JSA1 o o o o o SA1.1
JNSB1 o o o o o 891.0
JSB1 o o o o 881.1
JDPLO o o o o o o DPL.O
JDPLNO o o o o o DPLItO
JDPlF o o o o o DPL.F(ha)
JNSIAK o o o o o SIACK.O
JSIAK o o o o SIACI(.1
JNSOAK o o o o o SOACK.O
JSOAK o o o o SOACl( .1
~NAQM o o o o RQM.O
JAOM o o o AOM.,
19
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
~.
LinIa
Parameter SymboI Untt Test Conditions
M1N TVP MAX
Low-Level Input
Voltage VIL - 0.3 0.8 V
Hlgh-L8Vel Input
V1H Voo +0.3 V
Vo Itag e 2.2
Low-Level CLK Input
Voltage V1LC -0.3 0.5 V
High-Level CLK Input
Voltage VIHC 3.5 Voo +0.3 V
20
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
.~--------------------------------------------------------
DC Characterostocs
=
TA 25 + 85°C; VDD =4.5 to 5.5 V
Umftl
PlI"8meter Symbol Unft Test Conditions
MIN TVP MAX
C8pacitance
TA = 25°C; VDD =0 V
l.knItI
"""tar SymboI
IIN TVP MAX
tw.It TeM Condltlons
'.
CU<. SCK Capadtance Ct 20 pF
10 pF fc=1MHz
q,ut~1C8 CIN
~ CapaàIIn:8 COUT 20 pF
21
uPD77C2smp2S
DIGITAL SIGNAL PROCESSO R
".
Clock Timlng Requlrements
TA = -40 to +850 C; VDD = 4.5 to 5.5 V
I..knt.
Pariunetar Symbol Unit T..t Conditions
MlN TYP MAX
2.4 V
(nput
0.4 V
.)(~!~ ~~X
Output
)(~!~ :!~X
22
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
Cll<
SCI<
Unita
Paramecer Symbol Unlt Test Condltions
MIN TVP MAX
SwHching Characteristlcs •
= =
TA -40 to +85°C; VDD 4.5 to 5.5 V
LiIita
Palwneter 8ymboI Unit 1881 Conditions
MlN TYP MAX
CU<
Time
t + o~a Oelay tOARa 100 ns
Ao·
ÕÃCK. cs_...."", 1"-------'1 '-____
tORO 1r-----tI
°O·~-----""'"
~-- .......
24
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
Ao·
õACK, cs_---' ~-----...;Ij ""____
tWNR
\VÃ
Do·~
t>t lWN
'1IM-OOOCM7
ClK
PO.P1
tHRA,tHWA
RO,
WR
25
uPD77C2smp2S
DIGITAL SIGNAL PROCESSOR
~.
\_tl~J",-----",,1
Rõ.
WR
l..hII8
Paremeter Symbol Unlt Test Conditions
MN TYP MAX
26
uPD77C2smp2S
DIGITAL SIGNAL PROCESSOR
. ~--------------------------------------------------------------
Serial Timing
Please refer to the uPDnC20Al7720Al77P20 Data Sheet for a text discussion of serial timing cases.
Swltching Characteristlcs
=
TA -40 to +850 C; VDD 4.5 to 5.5 V =
~
P..,.l8r SymboI Unlt T••tConditionl
MlN TVP MAX
Figure 15. Serlallnput OPtration Figure 16. Serial Output Operatlon (Case '1)
SOEN asserted In response to SORO when
SCK Is low.
5CK
SCK
SI
_X=
SO-----o(I
BitValld
Finst Sacond to
BitVaJld last Bit Valid
.1U-OOOOS3 ~
Figure 17. Serial Output Operatlon (Case '2) Figure 18. Serial Output Operatlon (case #3)
SOEN asserted In response to SORO when SOEN aetlve before SORO hlgh.
SCK is high.
SCK
SORO
SO--a
SO----~-lD
Finst last
Bit Vafid Bit VaJid
28
uPD77C2smp25
DIGITAL SIGNAL PROCESSO R
. ~-------------------------------------------------------------
Figure 19. Serial Output Operatlon (Case l4a) Fwure 20. Serial Output Operatlon (Case #4b)
SOEN Is released In the mlddle of a transfer S EN I. released In the mlddle of a transfer
durlng SCK hlgh. durlng SCK hlgh.
SCK SCK
~During normal operation the nC25 operates from a single +5 volt power supply and can accorclingly be used in any
nC25 masked ROM application.
During programming, however, pin functions are entirely different, as shown in table 14.
29
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
~'
Ao 27 AO
A, 24 WR
'\ 23 SORO
1\ 22 SO
A4 21 SI Input address (viewed from
As 20 SOEN extamal device) for WI1tfngl
A6 19 SIEN readlng UVEPROM (Instruction
Ao, 18 SCK ROM and data ROM).
As 17 INT
As 15 CU<
A
'0
5 P,
A" 4 Po
A 3 ORO
'2
A 2 OACK
'3
30
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
Development Tools
For software development and assembly into object code, a relocatable assembler (RA77C25) is available.
This software is (or will bel available to run on MS/DOS, CCP/M, VAXNMX, and VAXlUNIX systems. For
debugging, a hardware emulator (Evakit-nC25) providas in-circuit real-time emulation of the SPI+++. Some of
the features of the Evakit-77C25 include: breaklstep emulation, symbolic debugging, and on-line
assembly/disassembly of code. The Evakit-77C25 connects via a probe to your target system for test and
demonstration of your final system designo The Evakit also connects to your host development system via an
RS232 porto Using Kermit or NEC's EVA communications program, cade can be down-Ioaded or up-Ioaded
between development system and Evakit.
By connecting to a PROM programmer, the Evakit is also used to prepare uPD77P25 UVEPROMs which are
intended for prototyping and small volume applications.
Code submittal for the mask ROM uPOnC25 is accomplished by preparing a 27C256A PROM using the same
programming device as for the uP077P25.
System Conflguratlon
Figures 21, 22, 23, anel 24 show typical system applications for the 77C25177P25.
Figure 21. Spectrum Analysls System Figure 22. Analog-to-Analog Digitai Processlng
~'--------------------------~
Sy8tem Uslng A slngle SPI+
SPI+
lI!lI2!
Mlcrophone '.':
p Product Eumple
.
.................:{
Tl'lermal
PrnIUnt
L1ght
Band-llmltlng
Fllter
Reconatructlon
FlIter
31
uPD77C25mp25
DIGITAL SIGNAL PROCESSO R
~.
-----------------------------------------------------------------------------------------
Figure 23. Signal Proces,ing System Using Figure 24 SIgn81 Processlng system Uslng
C8scaded SPI+& and Serial Communlcatlon SPI+s as a Complex Computer Perlpheral
I. 1 A " .1
M .25:t .05 .01 ± .002
83-0019818
32
uPD77C25mp25
DIGITAL SIGNAL PROCESSOR
28 15
33
uPD77C25mp25
DIGITAL SIGNAL PROCESSOR
34
J.1PD77C25/J.1PD77P25
NEC
NEC· Electronics Inc.
For Literature Call TolI Free: 1-800-632-3531
1-800-632-3532 (In California)
CORPORATEHEAOQUARTERS No parI 01 Ihis documenl may be copied or reprodueed in any lorm or by any means wilhoul lhe prior written consent 01 NEC
Eleclronies Inc. lhe inlormalion in Ihis documenl is subjecl lo ehange wilhoul notice. Devices sold by NEC Eleclronics Inc.
401 Ellis Street are covered by lhe warranly and palenl indemnifieatíon provisions appearing in NEC Eleclronies Inc. lerms and Condilions
P.O. Box 1241 of Sole only. NEC Eleelronies Inc. makes no warranly. expresso slalUtory. implied. or by descriplion. regarding lhe
Mountain View. CA 94039 information seI lorlh herein or regarding lhe freedom of lhe described devices Irom palenl infringement. NEC Eleclronics
Inc. mokes no warronly of merehanlabilily or filness for any purpose. NEC Eleelronles Inc. assumes no responsibilily for any
TEl 415-960-6000 errors lha I may appear in Ihis document. NEC Eleclronies Inc. makes no eommilmenl lO updale or lO keep eurrenl lhe
1WX 910-379-6985 informallon conlained in Ihis documenl.
NECEL-002152-C887
C 1987 NEC Electronles IncJPrlnted In U.S.A. STOCK NO. 500604