Lecture 25 Vlsi
Lecture 25 Vlsi
Lecture 25 Vlsi
=
oxe
dep
B C FB G oxe inv
C
y Q
y V V V C y Q
) (
2 ) ( ) (
ox
CB B Si A
B C FB T
C
y V qN
y V V V
)) ( 2 ( 2
2 ) (
+
+ + + =
W
4
EE130 Lecture 25, Slide 7 Spring 2003
1
st
-Order Approximation
Neglect variation of Q
dep
with y
where V
T
= threshold voltage at the source end:
[ ]
C S T G oxe inv
SB B Si A dep
V V V V C Q
V qN Q
+ =
+ =
) 2 ( 2
ox
SB B Si A
B S FB T
C
V qN
V V V
) 2 ( 2
2
+
+ + + =
=
=
=
= = = =
2
) (
) (
0
in the linear region
2
) (
2
T GS eff oxe Dsat DS
V V C
L
W
I I = = in the saturation region
5
EE130 Lecture 25, Slide 9 Spring 2003
Effective Mobility
where
eff
is the effective electron mobility
The NMOSFET can be modelled as a resistor at low V
DS
:
DS T G oxe eff
DS
eff inv eff inv inv DS
V V V C L W
L
V
WQ WQ v WQ I
) ( ) / ( =
|
.
|
\
|
= = =
E
) (
T G oxe eff DS
DS
DS
V V C W
L
I
V
R
= =
eff
vs. Effective Normal Field
6
EE130 Lecture 25, Slide 11 Spring 2003
V
T
is a function of V
SB
:
The Body Effect
( )
( )
B SB B T
B SB B
oxe
Si A
T T
V V
V
C
qN
V V
2 2
2 2
2
0
0
+ + =
+ + =
where is the body effect parameter
When the source-body pn junction is reverse-biased, |V
T
|
increases. Usually, we want to minimize so that I
Dsat
|V
GS
V
T
| will be the same for all transistors in a circuit
EE130 Lecture 25, Slide 12 Spring 2003
Problem with the Square Law Theory
Assumes that gate charge is purely balanced by
inversion charge
Ignores variation in depletion width with distance y
7
EE130 Lecture 25, Slide 13 Spring 2003
DS DS T GS eff oxe DS
V V
m
V V C
L
W
I )
2
( =
Modified Model
dm
oxe
oxe
dm
W
T
C
C
m
3
1 1 where + = + =
2
3 since
O Si Si
=
EE130 Lecture 25, Slide 14 Spring 2003
transconductance: g
m
= dI
DS
/dV
GS
2
) (
2
T GS eff oxe Dsat
V V C
mL
W
I =
saturation region:
) (
T GS eff oxe msat
V V C
mL
W
g =
Modified Model: I
Dsat
& Transconductance
m
V V
V V
T GS
Dsat D
=
8
EE130 Lecture 25, Slide 15 Spring 2003
MOSFET V
T
Measurement
V
T
can be determined by plotting I
DS
vs. V
GS
,
using a low value of V
DS
EE130 Lecture 25, Slide 16 Spring 2003
P-Channel MOSFET
The PMOSFET turns on when V
GS
< V
Tp
Holes flow from SOURCE to DRAIN
DRAIN is biased at a lower potential than the SOURCE
In CMOS technology, the threshold voltages
are usually symmetric: V
Tp
= -V
Tn
P
+
P
+
N
GATE
V
S
V
D
V
G
I
DS
V
B
V
DS
< 0
I
DS
< 0
|I
DS
| increases with
|V
GS
- V
Tp
|
|V
DS
| (linear region)
9
EE130 Lecture 25, Slide 17 Spring 2003
DS DS Tp GS eff p oxe DS
V V
m
V V C
L
W
I )
2
(
,
+ =
PMOSFET I-V
Linear region:
Saturation region:
2
,
) (
2
Tp GS eff p oxe Dsat DS
V V C
mL
W
I I = =
m
V V
V
Tp GS
DS
< < 0
m
V V
V
Tp GS
DS
>
m = 1 + (3T
oxe
/W
dm
) is the bulk-charge factor
EE130 Lecture 25, Slide 18 Spring 2003
Sub-Threshold Leakage Current
We had previously assumed
that there is no channel current
when V
GS
< V
T
. This is incorrect.
Consider V
S
close to 2
B
:
There is some inversion charge
at the surface, which gives rise
to subthreshold current flowing
between the source and drain:
) 1 ( ) 1 (
/ / ) (
2
kT qV mkT V V q
oxe eff DS
DS T G
e e
q
kT
m
L
W
C I
|
|
.
|
\
|
=
10
EE130 Lecture 25, Slide 19 Spring 2003
Sub-Threshold Slope S
) 1 )( 10 ( ln
) (log
1
10
oxe
dm
GS
DS
C
C
q
kT
dV
I d
S
+ =
|
|
.
|
\
|