25-W Digital Audio Power Amplifier With Eq and DRC: Features

TAS5727
www.ti.com SLOS670 NOVEMBER 2010
25-W DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC

Check for Samples: TAS5727
1
FEATURES
Audio Input/Output 25 W Into an 8- Load From a 20-V Supply Wide PVDD Range, From 8 V to 26 V Supports BTL Configuration With 4- Load Efficient Class-D Operation Eliminates Need for Heatsinks One Serial Audio Input (Two Audio Channels) I2C Address Selection Pin (Chip Select) Single Output Filter PBTL Support Supports 44.1-kHz to 48-kHz Sample Rate (LJ/RJ/I2S) Audio/PWM Processing Independent Channel Volume Controls With Gain of 24 dB to Mute With 0.125-dB Resolution Steps Programmable Two-Band Dynamic-Range Control 18 Programmable Biquads for Speaker EQ and Other Audio-Processing Features Programmable Coefficients for DRC Filters DC Blocking Filters General Features I2C Serial Control Interface Operational Without MCLK Requires Only 3.3 V and PVDD No External Oscillator: Internal Oscillator for Automatic Rate Detection Surface-Mount, 48-Pin HTQFP Package Thermal and Short-Circuit Protection 106-dB SNR, A-Weighted AD, BD, and Ternary Modulation Up to 90% Efficient PWM Level Meter to Measure the Digital Power Profile A Benefits EQ: Speaker Equalization Improves Audio Performance Two-Band DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker Protection, Easy Listening, Night-Mode Listening Autodetect: Automatically Detects Sample-Rate Changes. No Need for External Microprocessor Intervention
APPLICATIONS
LCD TV, LED TV, Soundbar
DESCRIPTION
The TAS5727 is a 25-W, efficient, digital-audio power amplifier for driving stereo bridge-tied speakers. One serial data input allows processing of up to two discrete audio channels and seamless integration to most digital audio processors and MPEG decoders. The device accepts a wide range of input data and data rates. A fully programmable data path routes these channels to the internal speaker drivers. The TAS5727 is a slave-only device receiving all clocks from external sources. The TAS5727 operates with a PWM carrier between a 384-kHz switching rate and a 288-KHz switching rate, depending on the input sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 2010, Texas Instruments Incorporated
TAS5727
SLOS670 NOVEMBER 2010 www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
SIMPLIFIED APPLICATION DIAGRAM

3.3 V 8 V26 V
AVDD/DVDD
PVDD
LRCLK Digital Audio Source SCLK MCLK SDIN
OUT_A
BST_A LCBTL BST_B Left
OUT_B I C Control
2
SDA SCL OUT_C
A_SEL(FAULT) Control Inputs RESET PDN
BST_C LCBTL BST_D Right
Loop Filter
(1)
PLL_FLTP
PLL_FLTM OUT_D
B0264-10
(1)
See the TAS5727 User's Guide for loop filter values
Submit Documentation Feedback Product Folder Link(s): TAS5727
TAS5727
FUNCTIONAL VIEW
OUT_A Serial Audio Port 4 Order Noise Shaper and PWM

th
2 HB FET Out
OUT_B
SDIN
Digital Audio Processor (DAP)
S R C
OUT_C 2 HB FET Out OUT_D
Protection Logic MCLK SCLK LRCLK Sample Rate Autodetect and PLL Microcontroller Based System Control Click and Pop Control
SDA SCL
Serial Control
Terminal Control
B0262-06
TAS5727
FAULT FAULT Undervoltage Protection 4 4
Protection and I/O Logic
Power On Reset
AGND
Temp. Sense VALID Overcurrent Protection Isense
GND
BST_D PVDD_D PWM_D PWM Rcv Ctrl Timing Gate Drive

Pulldown Resistor
OUT_D
PWM Controller
GVDD Regulator
PGND_CD GVDD_OUT BST_C PVDD_C
PWM_C
PWM Rcv
Ctrl
Timing
Gate Drive
Pulldown Resistor
OUT_C
PGND_CD
BST_B PVDD_B PWM_B PWM Rcv Ctrl Timing Gate Drive

Pulldown Resistor
OUT_B
GVDD Regulator
PGND_AB
BST_A PVDD_A PWM_A PWM Rcv Ctrl Timing Gate Drive

Pulldown Resistor
OUT_A
PGND_AB
B0034-06
Figure 1. Power-Stage Functional Block Diagram
www.ti.com
DAP Process Structure
I C Subaddress in Red
2
0x72 58, 59
272F
0x51[1]

0x70
Vol1 I C:56 VDISTA
32 clip24
24
26 9BQ
2BQ
1BQ
0x73
0x71
AGL 0x52[1] 5C, 5D 3139 9BQ 2BQ
0x46[0]
0x51[0]
0x76
0x74 v2im1
Vol2
32 clip24
2
24
30
1BQ
0x77
0x75
5E, 5F 2BQ Vol
I C:57 VDISTB 0x52[0]
Level Meter 32
2
32
Product Folder Link(s): TAS5727

AGL
I C:0x6B (32Bit-Left Level) I C:0x6C (32 Bit-Right Level)

2
0x46[1]
5A, 5B 2BQ
Vol Vol Config Reg 0x0E

B0321-11
Submit Documentation Feedback
SLOS670 NOVEMBER 2010
TAS5727
TAS5727
DEVICE INFORMATION PIN ASSIGNMENT

PHP Package (Top View)
PGND_CD
48 47 46 45 44 43 42 41 40 39 38 37
OUT_A PVDD_AB PVDD_AB BST_A NC SSTIMER NC PBTL
NC
PGND_CD
PGND_AB
PGND_AB
OUT_B
OUT_C
BST_C
BST_B
NC
NC
NC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
36 35 34 33 32
OUT_D PVDD_CD PVDD_CD BST_D GVDD_OUT VREG AGND GND DVSS DVDD STEST RESET
TAS5727
31 30 29 28 27 26 25
AVSS PLL_FLTM PLL_FLTP

VR_ANA
LRCLK
MCLK
PDN
VR_DIG
SDIN
A_SEL_FAULT
OSC_RES
DVSSO
AVDD
SCLK
SDA
SCL
P0075-12
PIN FUNCTIONS
PIN NAME AGND A_SEL_FAULT NO. 30 14 TYPE (1) P DIO 5-V TERMINATION (2) TOLERANT DESCRIPTION Local analog ground for power stage This pin is monitored on the rising edge of RESET. A value of 0 (15-k pulldown) sets the I2C device address to 0x54 and a value of 1 (15-k pullup) sets it to 0x56. this dual-function pin can be programmed to output internal power-stage errors. 3.3-V analog power supply Analog 3.3-V supply ground High-side bootstrap supply for half-bridge A High-side bootstrap supply for half-bridge B High-side bootstrap supply for half-bridge C High-side bootstrap supply for half-bridge D 3.3-V digital power supply Digital ground
AVDD AVSS BST_A BST_B BST_C BST_D DVDD DVSS (1) (2) 6
13 9 4 43 42 33 27 28
P P P P P P P P
TYPE: A = analog; D = 3.3-V digital; P = power/ground/decoupling; I = input; O = output All pullups are weak pullups and all pulldowns are weak pulldowns. The pullups and pulldowns are included to assure proper input logic levels if the pins are left unconnected (pullups logic 1 input; pulldowns logic 0 input). Submit Documentation Feedback Product Folder Link(s): TAS5727
TAS5727
PIN FUNCTIONS (continued)

PIN NAME DVSSO GND GVDD_OUT LRCLK MCLK NC NO. 17 29 32 20 15 5, 7, 40, 41, 44, 45 16 1 46 39 36 8 19 TYPE (1) P P P DI DI 5-V 5-V Pulldown Pulldown 5-V TERMINATION (2) TOLERANT Oscillator ground Analog ground for power stage Gate drive internal regulator output Input serial audio data left/right clock (sample-rate clock) Master clock input No connect DESCRIPTION
OSC_RES OUT_A OUT_B OUT_C OUT_D PBTL PDN
AO O O O O DI DI 5-V Pullup
Oscillator trim resistor. Connect an 18.2-k, 1% resistor to DVSSO. Output, half-bridge A Output, half-bridge B Output, half-bridge C Output, half-bridge D Low means BTL mode; high means PBTL mode. Information goes directly to power stage. Power down, active-low. PDN prepares the device for loss of power supplies by shutting down the noise shaper and initiating the PWM stop sequence. Power ground for half-bridges A and B Power ground for half-bridges C and D PLL negative loop-filter terminal PLL positive loop-filter terminal Power-supply input for half-bridge output A Power-supply input for half-bridge output D 5-V Pullup Reset, active-low. A system reset is generated by applying a logic low to this pin. RESET is an asynchronous control signal that restores the DAP to its default conditions and places the PWM in the hard-mute (high-impedance) state. I2C serial control clock input Pulldown Serial audio-data clock (shift clock). SCLK is the serial-audio-port input-data bit clock. I2C serial control data interface input/output Pulldown Serial audio data input. SDIN supports three discrete (stereo) data formats. Controls ramp time of OUT_x to minimize pop. Leave this pin floating for BD mode. Requires capacitor of 2.2 nF to GND in AD mode. The capacitor determines the ramp time. Factory test pin. Connect directly to DVSS. Internally regulated 1.8-V analog supply voltage. This pin must not be used to power external devices. Internally regulated 1.8-V digital supply voltage. This pin must not be used to power external devices. Digital regulator output. Not to be used for powering external circuitry.
PGND_AB PGND_CD PLL_FLTM PLL_FLTP PVDD_AB PVDD_CD RESET
47, 48 37, 38 10 11 2, 3 34, 35 25
P P AO AO P P DI
SCL SCLK SDA SDIN SSTIMER
24 21 23 22 6
DI DI DIO DI AI
5-V 5-V 5-V 5-V
STEST VR_ANA VR_DIG VREG
26 12 18 31
DI P P P
TAS5727
ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)
DVDD, AVDD PVDD_x 3.3-V digital input Input voltage OUT_x to PGND_x BST_x to PGND_x Input clamp current, IIK Output clamp current, IOK Operating free-air temperature Operating junction temperature range Storage temperature range, Tstg (1) (2) (3) (4) 5-V tolerant (2) digital input (except MCLK) 5-V tolerant MCLK input
(1)
VALUE Supply voltage 0.3 to 3.6 0.3 to 30 0.5 to DVDD + 0.5 0.5 to DVDD + 2.5 (3) 0.5 to AVDD + 2.5 (3) 32 (4) 43 (4) 20 20 0 to 85 0 to 150 40 to 125
UNIT V V V V V mA mA C C C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability. 5-V tolerant inputs are PDN, RESET, SCLK, LRCLK, MCLK, SDIN, SDA, and SCL. Maximum pin voltage should not exceed 6 V. DC voltage + peak ac waveform measured at the pin should be below the allowed limit for all conditions.
THERMAL INFORMATION
THERMAL METRIC (1) qJA qJB qJC(bottom) qJC(top) yJT yJB (1) Junction-to-ambient thermal resistance Junction-to-board thermal resistance Junction-to-case (bottom) thermal resistance Junction-to-case (top) thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter TAS5727 PHP (48 PINS) 27.9 13 1.1 20.7 0.3 6.7 UNIT C/W C/W C/W C/W C/W C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS

MIN Digital/analog supply voltage Half-bridge supply voltage VIH VIL TA TJ (1) RL (BTL) RL (PBTL) LO (BTL) (1) High-level input voltage Low-level input voltage Operating ambient temperature range Operating junction temperature range Load impedance Load impedance Output-filter inductance Output filter: L = 15 mH, C = 680 nF Output filter: L = 15 mH, C = 680 nF Minimum output inductance under short-circuit condition DVDD, AVDD PVDD_x 5-V tolerant 5-V tolerant 0 0 4 2 10 8 4 3 8 2 0.8 85 125 NOM 3.3 MAX 3.6 26 UNIT V V V V C C mH
Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device.
PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS

PARAMETER Output sample rate TEST CONDITIONS 11.025/22.05/44.1-kHz data rate 2% 48/24/12/8/16/32-kHz data rate 2% VALUE 288 384 UNIT kHz
TAS5727
PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS

PARAMETER fMCLKI tr / tf(MCLK) MCLK frequency MCLK duty cycle Rise/fall time for MCLK LRCLK allowable drift before LRCLK reset External PLL filter capacitor C1 External PLL filter capacitor C2 External PLL filter resistor R SMD 0603 X7R SMD 0603 X7R SMD 0603, metal film 47 4.7 470 TEST CONDITIONS MIN 2.8224 40% 50% TYP MAX 24.576 60% 5 4 ns MCLKs nF nF UNIT MHz
ELECTRICAL CHARACTERISTICS DC Characteristics

TA = 25, PVCC_x = 18 V, DVDD = AVDD = 3.3 V, RL= 8 , BTL AD mode, fS = 48 kHz (unless otherwise noted)
PARAMETER VOH VOL IIL IIH High-level output voltage Low-level output voltage Low-level input current High-level input current 3.3 V supply voltage (DVDD, AVDD) A_SEL_FAULT and SDA A_SEL_FAULT and SDA TEST CONDITIONS IOH = 4 mA DVDD = 3 V IOL = 4 mA DVDD = 3 V VI < VIL ; DVDD = AVDD = 3.6V VI > VIH ; DVDD = AVDD = 3.6V Normal mode Reset (RESET = low, PDN = high) Normal mode IPVDD Supply current Drain-to-source resistance, LS Drain-to-source resistance, HS Undervoltage protection limit Undervoltage protection limit Overtemperature error
(3) (3)
MIN 2.4
TYP
MAX
UNIT V
0.5 75 75 (1) 49 23 32 3 75 75 7.2 7.6 150 30 4.5 150 3 68 38 50 8
V mA mA
IDD
3.3 V supply current
mA
No load (PVDD_x)
Reset (RESET = low, PDN = high)
mA
rDS(on)
(2)
TJ = 25C, includes metallization resistance TJ = 25C, includes metallization resistance PVDD falling PVDD rising
I/O Protection Vuvp Vuvp,hyst OTE V V C C A ns k
OTEHYST IOC IOCT RPD (1) (2) (3)
Extra temperature drop required to recover from error Overcurrent limit protection Overcurrent response time Internal pulldown resistor at the Connected when drivers are in the high-impedance state output of each half-bridge to provide bootstrap capacitor charge.
IIH for the PBTL pin has a maximum limit of 200 A due to an internal pulldown on the pin. This does not include bond-wire or pin resistance. Specified by design
TAS5727
AC Characteristics (BTL, PBTL)

PVDD_x = 18 V, BTL AD mode, fS = 48 KHz, RL = 8 , ROCP = 22 k, CBST = 33 nF, audio frequency = 1 kHz, AES17 filter, fPWM = 384 kHz, TA = 25C (unless otherwise specified). All performance is in accordance with recommended operating conditions (unless otherwise specified).
PARAMETER TEST CONDITIONS PVDD = 18 V,10% THD, 1-kHz input signal PVDD = 18 V, 7% THD, 1-kHz input signal PVDD = 12 V, 10% THD, 1-kHz input signal PVDD = 12 V, 7% THD, 1-kHz input signal PVDD = 8 V, 10% THD, 1-kHz input signal PVDD = 8 V, 7% THD, 1-kHz input signal PO Power output per channel PBTL mode, PVDD = 12 V, RL = 4 , 10% THD, 1-kHz input signal PBTL mode, PVDD = 12 V, RL = 4 , 7% THD, 1-kHz input signal PBTL mode, PVDD = 18 V, RL = 4 , 10% THD, 1-kHz input signal PBTL mode, PVDD = 18 V, RL = 4 , 7% THD, 1-kHz input signal PVDD = 18 V, PO = 1 W THD+N Vn Total harmonic distortion + noise Output integrated noise (rms) Crosstalk SNR (1) Signal-to-noise ratio (1) PVDD = 12 V, PO = 1 W PVDD = 8 V, PO = 1 W A-weighted PO = 0.25 W, f = 1 kHz (BD Mode) PO = 0.25 W, f = 1 kHz (AD Mode) A-weighted, f = 1 kHz, maximum power at THD < 1% MIN TYP 21.5 20.3 9.6 9.1 4.2 4 18.7 17.7 41.5 39 0.07% 0.03% 0.1% 56 82 69 106 mV dB dB dB W MAX UNIT
SNR is calculated relative to 0-dBFS input level.
10
TAS5727
SERIAL AUDIO PORTS SLAVE MODE

over recommended operating conditions (unless otherwise noted)
PARAMETER fSCLKIN tsu1 th1 tsu2 th2 Frequency, SCLK 32 fS, 48 fS, 64 fS Setup time, LRCLK to SCLK rising edge Hold time, LRCLK from SCLK rising edge Setup time, SDIN to SCLK rising edge Hold time, SDIN from SCLK rising edge LRCLK frequency SCLK duty cycle LRCLK duty cycle SCLK rising edges between LRCLK rising edges t(edge) tr/tf LRCLK clock edge with respect to the falling edge of SCLK Rise/fall time for SCLK/LRCLK
tr SCLK (Input) t(edge) th1 tsu1 LRCLK (Input) th2 tsu2 SDIN
T0026-04
TEST CONDITIONS CL = 30 pF
MIN 1.024 10 10 10 10 8 40% 40% 32 1/4
TYP
MAX 12.288
UNIT MHz ns ns ns ns
48 50% 50%
48 60% 60% 64 1/4 8

tf
kHz
SCLK edges SCLK period ns
Figure 2. Slave-Mode Serial Data-Interface Timing
11
TAS5727
I2C SERIAL CONTROL PORT OPERATION

Timing characteristics for I2C Interface signals over recommended operating conditions (unless otherwise noted)
PARAMETER fSCL tw(H) tw(L) tr tf tsu1 th1 t(buf) tsu2 th2 tsu3 CL Frequency, SCL Pulse duration, SCL high Pulse duration, SCL low Rise time, SCL and SDA Fall time, SCL and SDA Setup time, SDA to SCL Hold time, SCL to SDA Bus free time between stop and start conditions Setup time, SCL to start condition Hold time, start condition to SCL Setup time, SCL to stop condition Load capacitance for each bus line
tw(H) SCL tw(L) tr tf
TEST CONDITIONS No wait states
MIN 0.6 1.3
MAX 400
UNIT kHz ms ms
300 300 100 0 1.3 0.6 0.6 0.6 400
ns ns ns ns ms ms ms ms pF
tsu1 SDA
th1
T0027-01
Figure 3. SCL and SDA Timing
SCL
th2 tsu2 tsu3
t(buf)
SDA
Start Condition
Stop Condition
T0028-01
Figure 4. Start and Stop Conditions Timing
12
TAS5727
RESET TIMING (RESET)

Control signal parameters over recommended operating conditions (unless otherwise noted). Please refer to Recommended Use Model section on usage of all terminals.
PARAMETER tw(RESET) td(I2C_ready) Pulse duration, RESET active Time to enable I2C MIN 100 12 TYP MAX UNIT ms ms
RESET
tw(RESET)
I C Active td(I2C_ready)
I C Active
System Initialization. Enable via I C.

T0421-01
NOTES: On power up, it is recommended that the TAS5727 RESET be held LOW for at least 100 ms after DVDD has reached 3 V. If RESET is asserted LOW while PDN is LOW, then RESET must continue to be held LOW for at least 100 ms after PDN is deasserted (HIGH).
Figure 5. Reset Timing
13
TAS5727
TYPICAL CHARACTERISTICS, BTL CONFIGURATION, 8

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY
10 PVDD = 12V RL = 8 TA = 25C 1 1 10 PVDD = 18V RL = 8 TA = 25C
TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY
THD+N (%)
0.1
THD+N (%) PO = 1W PO = 2.5W PO = 5W
0.1
0.01
0.01 PO = 1W PO = 5W PO = 10W 1k Frequency (Hz) 10k 20k 0.001 20 100 1k Frequency (Hz) 10k 20k
0.001
20
100
Figure 6. TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY
Figure 7. TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER
THD+N (%)
0.1
THD+N (%) PO = 1W PO = 5W PO = 10W
0.1
0.01
0.01 f = 20Hz f = 1kHz f = 10kHz 1k Frequency (Hz) 10k 20k 0.001 0.01 0.1 1 Output Power (W) 10 40
0.001
20
100
Figure 8.
Figure 9.
14
TAS5727
TYPICAL CHARACTERISTICS, BTL CONFIGURATION, 8 (continued)

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER
TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER
THD+N (%)
0.1
THD+N (%) f = 20Hz f = 1kHz f = 10kHz
0.1
0.01
0.01 f = 20Hz f = 1kHz f = 10kHz 0.001 0.01 0.1 1 Output Power (W) 10 40
0.001 0.01
0.1
1 Output Power (W)
10
40
Figure 10. TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING CROSSTALK vs FREQUENCY
0 10 20 30 Crosstalk (dB) 40 50 60 70 80 90 100 Crosstalk (dB) VO = 1W PVDD = 12V RL = 8 TA = 25C Right to Left Left to Right 0 10 20 30 40 50 60 70 80 90 100 VO = 1W PVDD = 18V RL = 8 TA = 25C
Figure 11. TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING TEXT FOR SPACING CROSSTALK vs FREQUENCY
Right to Left Left to Right
20
100
1k Frequency (Hz)
10k
20k
20
100
1k Frequency (Hz)
10k
20k
Figure 12.
Figure 13.
15
TAS5727
TYPICAL CHARACTERISTICS, BTL CONFIGURATION, 8 (continued)

CROSSTALK vs FREQUENCY
0 10 20 30 Crosstalk (dB) Efficiency (%) 40 50 60 70 80 90 100 VO = 1W PVDD = 24V RL = 8 TA = 25C Right to Left Left to Right 100 90 80 70 60 50 40 30 20 10 0 PVDD = 12V PVDD = 18V PVDD = 24V RL = 8 TA = 25C 0 5 10 15 20 25 30 Total Output Power (W) 35 40
EFFICIENCY vs TOTAL OUTPUT POWER
20
100
1k Frequency (Hz)
10k
20k
Figure 14.
NOTE: Dashed lines represent thermally limited region. Figure 15.
DETAILED DESCRIPTION POWER SUPPLY

To facilitate system design, the TAS5727 needs only a 3.3-V supply in addition to the (typical) 18-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the gate drive circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors. In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST_x), and power-stage supply pins (PVDD_x). The gate-drive voltage (GVDD_OUT) is derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. Inductance between the power-supply pins and decoupling capacitors must be avoided. For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_x) to the power-stage output pin (OUT_x). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (GVDD_OUT) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 288 kHz to 384 kHz, it is recommended to use 33-nF, X7R ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power-stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle. Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_x). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_x pin is decoupled with a 100-nF, X7R ceramic capacitor placed as close as possible to each supply pin. The TAS5727 is fully protected against erroneous power-stage turnon due to parasitic gate charging.
16
TAS5727
I2C CHIP SELECT

A_SEL_FAULT is an input pin during power up. It can be pulled high (15-k pullup) or low (15-k pulldown). High indicates an I2C subaddress of 0x56, and low a subaddress of 0x54. I2C Device Address Change Procedure Write to device address change enable register, 0xF8 with a value of 0xF9A5 A5A5. Write to device register 0xF9 with a value of 0x0000 00XX, where XX is the new address. Any writes after that should use the new device address XX.
SINGLE-FILTER PBTL MODE

The TAS5727 supports parallel BTL (PBTL) mode with OUT_A/OUT_B (and OUT_C/OUT_D) connected before the LC filter. In order to put the part in PBTL configuration, drive PBTL (pin 8) HIGH. This synchronizes the turnoff of half-bridges A and B (and similarly C/D) if an overcurrent condition is detected in either half-bridge. There is a pulldown resistor on the PBTL pin that configures the part in BTL mode if the pin is left floating. PWM output multiplexers should be updated to set the device in PBTL mode. Output Mux Register (0x25) should be written with a value of 0x0110 3245. Also, the PWM shutdown register (0x19) should be written with a value of 0x3A.
DEVICE PROTECTION SYSTEM

Overcurrent (OC) Protection With Current Limiting The device has independent, fast-reacting current detectors on all high-side and low-side power-stage FETs. The detector outputs are closely monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current further increasing, i.e., it performs a cycle-by-cycle current-limiting function, rather than prematurely shutting down during combinations of high-level music transients and extreme speaker load-impedance drops. If the high-current condition situation persists, i.e., the power stage is being overloaded, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state. The device returns to normal operation once the fault condition (i.e., a short circuit on the output) is removed. Current-limiting and overcurrent protection are not independent for half-bridges. That is, if the bridge-tied load between half-bridges A and B causes an overcurrent fault, half-bridges A, B, C, and D are shut down. Overtemperature Protection The TAS5727 has an overtemperature-protection system. If the device junction temperature exceeds 150C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and A_SEL_FAULT being asserted low. The TAS5727 recovers automatically once the temperature drops approximately 30C. Undervoltage Protection (UVP) and Power-On Reset (POR) The UVP and POR circuits of the TAS5727 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the PVDD and AVDD supply voltages reach 7.6 V and 2.7 V, respectively. Although PVDD and AVDD are independently monitored, a supply-voltage drop below the UVP threshold on AVDD or either PVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and A_SEL_FAULT being asserted low.
FAULT INDICATION
A_SEL_FAULT is an input pin during power up. This pin can be programmed after RESET to be an output by writing 1 to bit 0 of I2C register 0x05. In that mode, the A_SEL_FAULT pin has the definition shown in Table 1. Any fault resulting in device shutdown is signaled by the A_SEL_FAULT pin going low (see Table 1). A latched version of this pin is available on D1 of register 0x02. This bit can be reset only by an I2C write.
17
TAS5727
Table 1. A_SEL_FAULT Output States

A_SEL_FAULT 0 1 DESCRIPTION Overcurrent (OC) or undervoltage (UVP) error or overtemperature error (OTE) or overvoltage error No faults (normal operation)
SSTIMER FUNCTIONALITY
The SSTIMER pin uses a capacitor connected between this pin and ground to control the output duty cycle when exiting all-channel shutdown. The capacitor on the SSTIMER pin is slowly charged through an internal current source, and the charge time determines the rate at which the output transitions from a near-zero duty cycle to the desired duty cycle. This allows for a smooth transition that minimizes audible pops and clicks. When the part is shut down, the drivers are placed in the high-impedance state and transition slowly down through a 3-k resistor, similarly minimizing pops and clicks. The shutdown transition time is independent of the SSTIMER pin capacitance. Larger capacitors increase the start-up time, while capacitors smaller than 2.2 nF decrease the start-up time. The SSTIMER pin should be left floating for BD modulation.
CLOCK, AUTODETECTION, AND PLL

The TAS5727 is an I2S slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP) supports all the sample rates and MCLK rates that are defined in the clock control register . The TAS5727 checks to verify that SCLK is a specific value of 32 fS, 48 fS, or 64 fS. The DAP only supports a 1 fS LRCLK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the internal clock (DCLK) running at 512 times the PWM switching frequency. The DAP can autodetect and set the internal clock control logic to the appropriate settings for all supported clock rates as defined in the clock-control register. The TAS5727 has robust clock error handling that uses the built-in trimmed oscillator clock to quickly detect changes/errors. Once the system detects a clock change/error, it mutes the audio (through a single-step mute) and then forces PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the system autodetects the new rate and reverts to normal operation. During this process, the default volume is restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back slowly (also called soft unmute) as defined in volume register (0x0E).
SERIAL DATA INTERFACE

Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5727 DAP accepts serial data in 16-, 20-, or 24-bit left-justified, right-justified, and I2S serial data formats.
PWM SECTION
The TAS5727 DAP device uses noise-shaping and customized nonlinear correction algorithms to achieve high power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper to increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from the DAP and outputs two BTL PWM audio output channels. The PWM section has individual-channel dc-blocking filters that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz. Individual-channel de-emphasis filters for 44.1 kHz and 48 kHz are included and can be enabled and disabled. Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%. For a detailed description of using audio processing features like DRC and EQ, see the User's Guide and TAS570X GDE software development tool documentation.
18
TAS5727
SERIAL INTERFACE CONTROL AND TIMING

I2S Timing I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or 64 fS is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused trailing data bit positions.
2-Channel I S (Philips Format) Stereo Input 32 Clks 32 Clks
2
LRCLK (Note Reversed Phase)
Left Channel
Right Channel
SCLK
SCLK
MSB 24-Bit Mode 23 22 20-Bit Mode 19 18 16-Bit Mode 15 14 1 0 5 4 1 0 9 8 5 4 1 0
LSB
MSB
LSB
23 22
19 18
15 14
0
T0034-01
NOTE: All data presented in 2s-complement form with MSB first.
Figure 16. I2S 64-fS Format
19
TAS5727
2-Channel I S (Philips Format) Stereo Input/Output (24-Bit Transfer Word Size) 24 Clks 24 Clks
LRCLK
Left Channel
Right Channel
SCLK
SCLK
MSB 24-Bit Mode 23 22 20-Bit Mode 19 18 16-Bit Mode 15 14 9 8 1 0 13 12 5 4 1 0 17 16 9 8 5 4 3 2
LSB
MSB
LSB
23 22
17 16
19 18
13 12
15 14
0
T0092-01
Figure 17. I2S 48-fS Format

2-Channel I S (Philips Format) Stereo Input 16 Clks 16 Clks
2
LRCLK
Left Channel
Right Channel
SCLK
SCLK
MSB 16-Bit Mode 15 14 13 12 11 10 9 8 5 4 3 2
LSB
MSB
LSB
15 14 13 12
11 10
1
T0266-01
Figure 18. I2S 32-fS Format Left-Justified Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or 64 fS is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.
20 Submit Documentation Feedback Product Folder Link(s): TAS5727
TAS5727
2-Channel Left-Justified Stereo Input 32 Clks LRCLK Left Channel Right Channel 32 Clks
SCLK
SCLK
MSB 24-Bit Mode 23 22 20-Bit Mode 19 18 16-Bit Mode 15 14 1 0 5 4 1 0 9 8 5 4 1 0
LSB
MSB
LSB
23 22
19 18
15 14
0
T0034-02
Figure 19. Left-Justified 64-fS Format

2-Channel Left-Justified Stereo Input (24-Bit Transfer Word Size) 24 Clks LRCLK Left Channel Right Channel 24 Clks
SCLK
SCLK
MSB 24-Bit Mode 23 22 21 17 16 9 8 5 4 1
LSB
MSB
LSB
23 22
21
17 16
20-Bit Mode 19 18 17 16-Bit Mode 15 14 13 9 8 1 0 15 14 13 9 8 1 0

T0092-02
13 12
19 18 17
13 12
Figure 20. Left-Justified 48-fS Format

21
TAS5727
2-Channel Left-Justified Stereo Input 16 Clks LRCLK Left Channel Right Channel 16 Clks
SCLK
SCLK
MSB 16-Bit Mode 15 14 13 12 11 10 9 8 5 4 3 2 1
LSB
MSB
LSB
15 14 13 12
11 10
0
T0266-02
Figure 21. Left-Justified 32-fS Format Right-Justified Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or 64 fS is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for 24-bit data) after LRCLK toggles. In RJ mode, the LSB of data is always clocked by the last bit clock before LRCLK transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused leading data bit positions.
2-Channel Right-Justified (Sony Format) Stereo Input 32 Clks LRCLK Left Channel Right Channel 32 Clks
SCLK
SCLK
MSB 24-Bit Mode 23 22 20-Bit Mode 19 18 16-Bit Mode 15 14 1 15 14 1 19 18 15 14 1
LSB
MSB
LSB
23 22
19 18
15 14
19 18
15 14
15 14
0
T0034-03
Figure 22. Right-Justified 64-fS Format
22
TAS5727
2-Channel Right-Justified Stereo Input (24-Bit Transfer Word Size) 24 Clks LRCLK Left Channel Right Channel 24 Clks
SCLK
SCLK
MSB 24-Bit Mode 23 22 20-Bit Mode 19 18 16-Bit Mode 15 14 6 5 2 1 15 14 6 5 2 1 19 18 15 14 6 5 2 1
LSB
MSB
LSB
23 22
19 18
15 14
19 18
15 14
15 14
0
T0092-03
23
TAS5727
I2C SERIAL CONTROL INTERFACE

The TAS5727 DAP has a bidirectional I2C interface that is compatible with the Inter IC (I2C) bus protocol and supports both 100-kHz and 400-kHz data transfer rates for single- and multiple-byte write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status. The DAP supports the standard-mode I2C bus operation (100 kHz maximum) and the fast I2C bus operation (400 kHz maximum). The DAP performs all I2C operations without I2C wait cycles. General I2C Operation The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 25. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5727 holds SDA low during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.
R/ A W 8-Bit Register Data For Address (N) 8-Bit Register Data For Address (N)
SDA
7-Bit Slave Address
8-Bit Register Address (N)
SCL Start Stop

T0035-01
Figure 25. Typical I2C Sequence There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 25. The 7-bit address for TAS5715 is 0101 010 (0x54) or 0101 011 (0x56) defined by A_SEL (external pulldown for 0x54 and pullup for 0x56). Single- and Multiple-Byte Transfers The serial control interface supports both single-byte and multiple-byte read/write operations for subaddresses 0x00 to 0x1F. However, for the subaddresses 0x20 to 0xFF, the serial control interface supports only multiple-byte read/write operations (in multiples of 4 bytes). During multiple-byte read operations, the DAP responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular subaddress does not contain 32 bits, the unused bits are read as logic 0. During multiple-byte write operations, the DAP compares the number of bytes transmitted to the number of bytes that are required for each specific subaddress. For example, if a write command is received for a biquad subaddress, the DAP must receive five 32-bit words. If fewer than five 32-bit data words have been received when a stop command (or another start command) is received, the received data is discarded.
24 Submit Documentation Feedback Product Folder Link(s): TAS5727
TAS5727
Supplying a subaddress for each subaddress transaction is referred to as random I2C addressing. The TAS5727 also supports sequential I2C addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential I2C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS5727. For I2C sequential-write transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many subaddresses are written. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; only the incomplete data is discarded. Single-Byte Write As shown in Figure 26, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a data-write transfer, the read/write bit is a 0. After receiving the correct I2C device address and the read/write bit, the DAP responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the TAS5727 internal memory address being accessed. After receiving the address byte, the TAS5727 again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5727 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.
Start Condition Acknowledge Acknowledge Acknowledge
A6
A5
A4
A3
A2
A1
A0
R/W ACK A7
A6
A5
A4
A3
A2
A1
A0 ACK D7
D6
D5
D4
D3
D2
D1
D0 ACK
I C Device Address and Read/Write Bit
Subaddress
Data Byte
Stop Condition
T0036-01
Figure 26. Single-Byte Write Transfer Multiple-Byte Write A multiple-byte data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master device to the DAP as shown in Figure 27. After receiving each data byte, the TAS5727 responds with an acknowledge bit.
Start Condition Acknowledge Acknowledge Acknowledge Acknowledge Acknowledge
A6
A5
A1
A0 R/W ACK A7
A6
A5
A4
A3
A1
A0 ACK D7
D0 ACK D7
D0 ACK D7
D0 ACK
Subaddress
First Data Byte
Other Data Bytes
Last Data Byte
Stop Condition
T0036-02
Figure 27. Multiple-Byte Write Transfer
25
TAS5727
Single-Byte Read As shown in Figure 28, a single-byte data-read transfer begins with the master device transmitting a start condition, followed by the I2C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory address to be read. As a result, the read/write bit becomes a 0. After receiving the TAS5727 address and the read/write bit, TAS5727 responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5727 address and the read/write bit again. This time, the read/write bit becomes a 1, indicating a read transfer. After receiving the address and the read/write bit, the TAS5727 again responds with an acknowledge bit. Next, the TAS5727 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.
Start Condition Repeat Start Condition Acknowledge Acknowledge Acknowledge Not Acknowledge
A6
A5
A1
A0 R/W ACK A7
A6
A5
A4
A0 ACK
A6
A5
A1
A0 R/W ACK D7
D6
D1
D0 ACK
Subaddress
Data Byte
Stop Condition
T0036-03
Figure 28. Single-Byte Read Transfer Multiple-Byte Read A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS5727 to the master device as shown in Figure 29. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.
Start Condition Repeat Start Condition Acknowledge Acknowledge Acknowledge Acknowledge Acknowledge Not Acknowledge
A6
A0 R/W ACK A7
A6
A5
A0 ACK
A6
A0 R/W ACK D7
D0 ACK D7
D0 ACK D7
D0 ACK
Subaddress
First Data Byte
Other Data Bytes
Last Data Byte
Stop Condition
T0036-04
Figure 29. Multiple-Byte Read Transfer
26
TAS5727
Dynamic Range Control (DRC)

The DRC scheme has two DRC blocks. There is one ganged DRC for the high-band left/right channels and one DRC for the low-band left/right channels. The DRC input/output diagram is shown in Figure 30.
Output Level (dB)
1:1 Transfer Function Implemented Transfer Function
T Input Level (dB)

M0091-04
Professional-quality dynamic range compression automatically adjusts volume to flatten volume level. Each DRC has adjustable threshold levels. Programmable attack and decay time constants Transparent compression: compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.
Figure 30. Dynamic Range Control

a, w DRC1 DRC2 0x3C
0x3F
T 0x3B 0x3E
aa, wa / ad, wd 0x40 0x43
Alpha Filter Structure
S
a w Z
1
B0265-04
T = 9.23 format, all other DRC coefficients are 3.23 format
Figure 31. DRC Structure
27
TAS5727
PWM LEVEL METER

The structure in Figure 32 shows the PWM level meter that can be used to study the power profile.
Post-DAP Processing
1a
Z Ch1 ABS a
rms
32-Bit Level ADDR = 0x6B I C Registers (PWM Level Meter)

2
1a
Z Ch2 ABS a
rms
32-Bit Level ADDR = 0x6C

B0396-01
Figure 32. PWM Level Meter Structure
26-Bit 3.23 Number Format

All mixer gain coefficients are 26-bit coefficients using a 3.23 number format. Numbers formatted as 3.23 numbers means that there are 3 bits to the left of the binary point and 23 bits to the right of the binary point. This is shown in Figure 33 .
2
23
Bit
2 2
Bit Bit
1 0
2 Bit 2 Bit Sign Bit

1
S_xx.xxxx_xxxx_xxxx_xxxx_xxxx_xxx
M0125-01
Figure 33. 3.23 Format The decimal value of a 3.23 format number can be found by following the weighting shown in Figure 33. If the most significant bit is logic 0, the number is a positive number, and the weighting shown yields the correct number. If the most significant bit is a logic 1, then the number is a negative number. In this case every bit must be inverted, a 1 added to the result, and then the weighting shown in Figure 34 applied to obtain the magnitude of the negative number.
2 Bit
1
2 Bit
Bit
Bit
23
Bit
(1 or 0) 2 + (1 or 0) 2 + (1 or 0) 2
+ ....... (1 or 0) 2
+ ....... (1 or 0) 2
23
M0126-01
Figure 34. Conversion Weighting Factors3.23 Format to Floating Point
28
TAS5727
Gain coefficients, entered via the I2C bus, must be entered as 32-bit binary numbers. The format of the 32-bit number (4-byte or 8-digit hexadecimal number) is shown in Figure 35.
Sign Bit Fraction Digit 1 Fraction Digit 2 Fraction Digit 3 Fraction Digit 4 Fraction Digit 5 Fraction Digit 6
Integer Digit 1 u u u u u u S x
x. x x x
x x x x
x x x x
x x x x
x x x x
x x x x 0
Coefficient Digit 8
Coefficient Digit 7
Coefficient Digit 6
Coefficient Digit 5
Coefficient Digit 4
Coefficient Digit 3
Coefficient Digit 2
Coefficient Digit 1
u = unused or dont care bits Digit = hexadecimal digit

M0127-01
Figure 35. Alignment of 3.23 Coefficient in 32-Bit I2C Word Table 2. Sample Calculation for 3.23 Format
db 0 5 5 X Linear 1 1.77 0.56 L = 10(X/20) Decimal 8,388,608 14,917,288 4,717,260 D = 8,388,608 L Hex (3.23 Format) 80 0000 00E3 9EA8 0047 FACC H = dec2hex (D, 8)
Table 3. Sample Calculation for 9.17 Format

db 0 5 5 X Linear 1 1.77 0.56 L = 10(X/20) Decimal 131,072 231,997 73,400 D = 131,072 L Hex (9.17 Format) 2 0000 3 8A3D 1 1EB8 H = dec2hex (D, 8)
29
30
Initialization Shutdown Normal Operation Powerdown 3V 2 ms Trim
(2)
TAS5727
SLOS670 NOVEMBER 2010
Recommended Use Model
Submit Documentation Feedback

DAP Config Exit SD 1 ms + 1.3 tstart 50 ms Other Config Volume and Mute Commands Enter SD 1 ms + 1.3 tstop
(2)
AVDD/DVDD
3V
0 ns
PDN
0 ns
I C
SCL SDA
2 ms 0 ns
RESET
13.5 ms
100 ms
tPLL
(1)
Figure 36. Recommended Command Sequence
Product Folder Link(s): TAS5727

10 ms
2 ms 8V 6V 8V 6V
100 s
PVDD
(1) tPLL has to be greater than 240 ms + 1.3 tstart. This constraint only applies to the first trim command following AVDD/DVDD power-up. It does not apply to trim commands following subsequent resets. (2) tstart/tstop = PWM start/stop time as defined in register 0X1A
T0419-06
www.ti.com
TAS5727
AVDD/DVDD 0 ns
3V
PDN
2 ms
0 ns I C 2 ms
2
RESET 2 ms PVDD 8V 6V
T0420-05
0 ns
Figure 37. Power-Loss Sequence Initialization Sequence Use the following sequence to power up and initialize the device: 1. 2. Hold all digital inputs low and ramp up AVDD/DVDD to at least 3 V. Initialize digital inputs and PVDD supply as follows: Drive RESET = 0, PDN = 1, and other digital inputs to their desired state while ensuring that all are never more than 2.5 V above AVDD/DVDD. Wait at least 100 s, drive RESET = 1, and wait at least another 13.5 ms. Ramp up PVDD to at least 8 V while ensuring that it remains below 6 V for at least 100 s after AVDD/DVDD reaches 3 V. Then wait at least another 10 s.
3. 4. 5. 6.
Trim oscillator (write 0x00 to register 0x1B) and wait at least 50 ms. Configure the DAP via I2C (see User's Guide for typical values). Configure remaining registers. Exit shutdown (sequence defined below).
Normal Operation The following are the only events supported during normal operation: 1. 2. 3. Writes to master/channel volume registers Writes to soft-mute register Enter and exit shutdown (sequence defined below)
Note: Event 3 is not supported for 240 ms + 1.3 tstart after trim following AVDD/DVDD power-up ramp (where tstart is specified by register 0x1A).
31
TAS5727
Shutdown Sequence Enter: 1. 2. 3. Exit: 1. 2. 3. Write 0x00 to register 0x05 (exit shutdown command may not be serviced for as much as 240 ms after trim following AVDD/DVDD power-up ramp). Wait at least 1 ms + 1.3 tstart (where tstart is specified by register 0x1A). Proceed with normal operation. Write 0x40 to register 0x05. Wait at least 1 ms + 1.3 tstop (where tstop is specified by register 0x1A). If desired, reconfigure by returning to step 4 of initialization sequence.
Power-Down Sequence Use the following sequence to power down the device and its supplies: 1. 2. 3. If time permits, enter shutdown (sequence defined above); else, in case of sudden power loss, assert PDN = 0 and wait at least 2 ms. Assert RESET = 0. Drive digital inputs low and ramp down PVDD supply as follows: 4. Drive all digital inputs low after RESET has been low for at least 2 s. Ramp down PVDD while ensuring that it remains above 8 V until RESET has been low for at least 2 s.
Ramp down AVDD/DVDD while ensuring that it remains above 3 V until PVDD is below 6 V and that it is never more than 2.5 V below the digital inputs.
32
TAS5727
Table 4. Serial Control Interface Register Summary

SUBADDRESS REGISTER NAME NO. OF BYTES 1 1 1 1 1 1 1 2 2 2 2 1 Volume configuration register Modulation limit register IC delay channel 1 IC delay channel 2 IC delay channel 3 IC delay channel 4 Start/stop period register Oscillator trim register BKND_ERR register Input MUX register Ch 4 source select register PWM MUX register ch1_bq[0] 1 1 1 1 1 1 1 1 1 1 1 1 4 4 4 4 20 Reserved
(1)
CONTENTS A u indicates unused bits.
INITIALIZATION VALUE 0x6C 0x43 0x00 0x80 0x05 0x40 0x00 0xFF (mute) 0x30 (0 dB) 0x30 (0 dB) 0x30 (0 dB) 0x90 0x02 0xAC 0x54 0xAC 0x54 0x0F 0x82 0x02
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x150x19 0x1A 0x1B 0x1C 0x1D0x1F 0x20 0x21 0x220x24 0x25 0x26
Clock control register Device ID register Error status register System control register 1 Serial data interface register System control register 2 Soft mute register Master volume Channel 1 vol Channel 2 vol Channel 3 vol
Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Reserved (1) Description shown in subsequent section Reserved
(1)
Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Description shown in subsequent section Reserved (1)
Description shown in subsequent section Description shown in subsequent section Reserved

(1)
0x0001 7772 0x0000 4303 0x0102 1345 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000
Description shown in subsequent section u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
0x27
ch1_bq[1]
20
u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
0x28
ch1_bq[2]
20
u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
(1)
Reserved registers should not be accessed. Submit Documentation Feedback Product Folder Link(s): TAS5727 33
TAS5727
Table 4. Serial Control Interface Register Summary (continued)

SUBADDRESS 0x29 REGISTER NAME ch1_bq[3] NO. OF BYTES 20 CONTENTS u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2A ch1_bq[4] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2B ch1_bq[5] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2C ch1_bq[6] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2D ch1_bq[7] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2E ch1_bq[8] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x2F ch1_bq[9] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x30 ch2_bq[0] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x31 ch2_bq[1] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] INITIALIZATION VALUE 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000
34
TAS5727

SUBADDRESS 0x32 REGISTER NAME ch2_bq[2] NO. OF BYTES 20 CONTENTS u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x33 ch2_bq[3] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x34 ch2_bq[4] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x35 ch2_bq[5] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x36 ch2_bq[6] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x37 ch2_bq[7] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x38 ch2_bq[8] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x39 ch2_bq[9] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x3A 0x3B 0x3C DRC1 softening filter alpha DRC1 softening filter omega DRC1 attack rate DRC1 release rate (2) Reserved registers should not be accessed. 8 4 8 Reserved
(2)
INITIALIZATION VALUE 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0008 0000 0x0078 0000 0x0000 0100 0xFFFF FF00
u[31:26], ae[25:0] u[31:26], oe[25:0]
35
TAS5727

SUBADDRESS 0x3D 0x3E 0x3F 0x40 0x410x42 0x43 0x440x45 0x46 0x470x4E 0x4F 0x50 0x51 0x52 0x53 0x54 0x56 0x57 0x58 Output post-scale Output pre-scale ch1_bq[10] PWM switching rate control Bank switch control Ch 1 output mixer Ch 2 output mixer DRC control DRC2 attack threshold DRC2 softening filter alpha DRC2 softening filter omega DRC2 attack rate DRC2 release rate DRC1 attack threshold 4 4 4 4 4 4 4 4 8 8 16 16 4 4 20 8 REGISTER NAME NO. OF BYTES 8 8 Reserved (3) u[31:26], ae[25:0] u[31:26], oe[25:0] u[31:26], at[25:0] u[31:26], rt[25:0] T1[31:0] (9.23 format) Reserved
(3)
CONTENTS
INITIALIZATION VALUE 0x0008 0000 0xFFF8 0000 0x0008 0000 0xFFF8 0000 0x0800 0000 0x0074 0000 0x0000 0000 0x0000 0006 0x0F70 8000 0x0080 0000 0x0000 0000 0x0080 0000 0x0000 0000
T2[31:0] (9.23 format) Reserved (3) Description shown in subsequent section Reserved
(3)
u[31:4], src[3:0] Description shown in subsequent section Ch 1 output mix1[1] Ch 1 output mix1[0] Ch 2 output mix2[1] Ch 2 output mix2[0] Reserved (3) Reserved (3) u[31:26], post[25:0] u[31:26], pre[25:0] (9.17 format) u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
0x0080 0000 0x0002 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000
0x59
ch1_bq[11]
20
u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
0x5A
ch4_bq[0]
20
u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
0x5B
ch4_bq[1]
20
u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0]
(3)
Reserved registers should not be accessed.
36
TAS5727

SUBADDRESS 0x5C REGISTER NAME ch2_bq[10] NO. OF BYTES 20 CONTENTS u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x5D ch2_bq[11] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x5E ch3_bq[0] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x5F ch3_bq[1] 20 u[31:26], b0[25:0] u[31:26], b1[25:0] u[31:26], b2[25:0] u[31:26], a1[25:0] u[31:26], a2[25:0] 0x600x61 0x62 0x630x6A 0x6B 0x6C 0x6D0x6F 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x780xF7 0xF8 0xF9 0xFA0xFF (4) Reserved registers should not be accessed. Update dev address key Update dev address reg 4 4 4 ch1 inline mixer inline_DRC_en_mixer_ch1 ch1 right_channel mixer ch1 left_channel_mixer ch2 inline mixer inline_DRC_en_mixer_ch2 ch2 left_chanel mixer ch2 right_channel_mixer 4 4 4 4 4 4 4 4 Left channel PWM level meter Right channel PWM level meter 4 4 IDF post scale 4 4 Reserved (4) Data[31:0] Data[31:0] Reserved (4) u[31:26], in_mix1[25:0] u[31:26], in_mixdrc_1[25:0] u[31:26], right_mix1[25:0] u[31:26], left_mix_1[25:0] u[31:26], in_mix2[25:0] u[31:26], in_mixdrc_2[25:0] u[31:26], left_mix1[25:0] u[31:26], right_mix_1[25:0] Reserved (4) Dev Id Update Key[31:0] (Key = 0xF9A5A5A5) u[31:8],New Dev Id[7:0] (New Dev Id = 0x38 for TAS5727) Reserved (4) 0x0000 0000 0x0000 0036 0x0080 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 Reserved
(4)
INITIALIZATION VALUE 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0080 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0080
All DAP coefficients are 3.23 format unless specified otherwise. Registers 0x3B through 0x46 should be altered only during the initialization phase.
37
TAS5727
CLOCK CONTROL REGISTER (0x00)

The clocks and data rates are automatically determined by the TAS5727. The clock control register contains the autodetected clock status. Bits D7D5 reflect the sample rate. Bits D4D2 reflect the MCLK frequency. Table 5. Clock Control Register (0x00)
D7 0 0 0 0 1 1 1 1 (1) (2) (3) (4) D6 0 0 1 1 0 0 1 1 D5 0 1 0 1 0 1 0 1 D4 0 0 0 0 1 1 1 1 D3 0 0 1 1 0 0 1 1 D2 0 1 0 1 0 1 0 1 D1 0 D0 0 fS = 32-kHz sample rate Reserved Reserved fS = 44.1/48-kHz sample rate (1) fS = 16-kHz sample rate fS = 22.05/24-kHz sample rate fS = 8-kHz sample rate fS = 11.025/12-kHz sample rate MCLK frequency = 64 fS (2) MCLK frequency = 128 fS (2) MCLK frequency = 192 fS (3) MCLK frequency = 256 fS MCLK frequency = 384 fS MCLK frequency = 512 fS Reserved Reserved Reserved (1) Reserved (1)
(1) (4)
FUNCTION
Default values are in bold. Only available for 44.1-kHz and 48-kHz rates Rate only available for 32/44.1/48-KHz sample rates Not available at 8 kHz
DEVICE ID REGISTER (0x01)

The device ID register contains the ID code for the firmware revision. Table 6. General Status Register (0x01)
D7 0 (1) D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 0 Identification code
(1)
FUNCTION
Default values are in bold.
38
TAS5727
ERROR STATUS REGISTER (0x02)

The error bits are sticky and are not cleared by the hardware. This means that the software must clear the register (write zeroes) and then read them to determine if they are persistent errors. Error definitions: MCLK error: MCLK frequency is changing. The number of MCLKs per LRCLK is changing. SCLK error: The number of SCLKs per LRCLK is changing. LRCLK error: LRCLK frequency is changing. Frame slip: LRCLK phase is drifting with respect to internal frame sync. Table 7. Error Status Register (0x02)
D7 1 0 0 (1) D6 1 0 0 D5 1 0 0 D4 1 0 0 D3 1 0 0 D2 1 0 0 D1 1 0 0 D0 0 0 MCLK error PLL autolock error SCLK error LRCLK error Frame slip Clip indicator Overcurrent, overtemperature, overvoltage, or undervoltage error Reserved No errors
(1)
FUNCTION
SYSTEM CONTROL REGISTER 1 (0x03)

System control register 1 has several functions: Bit D7: Bit D5: If 0, the dc-blocking filter for each channel is disabled. If 1, the dc-blocking filter (3 dB cutoff <1 Hz) for each channel is enabled. If 0, use soft unmute on recovery from a clock error. This is a slow recovery. Unmute takes the same time as the volume ramp defined in register 0x0E. If 1, use hard unmute on recovery from clock error. This is a fast recovery, a single-step volume ramp.
Bits D1D0: Select de-emphasis Table 8. System Control Register 1 (0x03)

D7 0 1 (1) D6 0 D5 0 1 D4 1 D3 0 D2 0 D1 0 0 1 1 D0 0 1 0 1 FUNCTION PWM high-pass (dc blocking) disabled PWM high-pass (dc blocking) enabled Reserved
(1) (1)
Soft unmute on recovery from clock error (1) Hard unmute on recovery from clock error Reserved (1) Reserved (1) Reserved (1) No de-emphasis (1) De-emphasis for fS = 32 kHz De-emphasis for fS = 44.1 kHz De-emphasis for fS = 48 kHz
39
TAS5727
SERIAL DATA INTERFACE REGISTER (0x04)

As shown in Table 9, the TAS5727 supports nine serial data modes. The default is 24-bit, I2S mode. Table 9. Serial Data Interface Control Register (0x04) Format
RECEIVE SERIAL DATA INTERFACE FORMAT Right-justified Right-justified Right-justified I2S I S I2S (1) Left-justified Left-justified Left-justified Reserved Reserved Reserved Reserved Reserved Reserved Reserved (1) Default values are in bold.
2
WORD LENGTH 16 20 24 16 20 24 16 20 24
D7D4 0000 0000 0000 000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
40
TAS5727
SYSTEM CONTROL REGISTER 2 (0x05)

When bit D6 is set low, the system exits all-channel shutdown and starts playing audio; otherwise, the outputs are shut down (hard mute). Table 10. System Control Register 2 (0x05)
D7 0 1 (1) D6 0 1 D5 0 D4 0 D3 0 1 D2 0 D1 0 1 D0 0 Mid-Z ramp disabled (1) Mid-Z ramp enabled Exit all-channel shutdown (normal operation) Enter all-channel shutdown (hard mute) (1) Reserved (1) Ternary modulation disabled (1) Ternary modulation enabled Reserved (1) A_SEL_FAULT configured as input A_SEL_FAULT configured configured as output to function as A_SEL_FAULT pin. Reserved (1) FUNCTION
Ternary modulation is disabled by default. To enable ternary modulation, the following writes are required before bringing the system out of shutdown: 1. Set bit D3 of register 0x05 to 1. 2. Write the following ICD settings: (a) 0x11= 80 (b) 0x12= 7C (c) 0x13= 80 (d) 0x24 =7C 3. Set the input mux register as follows: (a) 0x20 = 00 89 77 72
SOFT MUTE REGISTER (0x06)

Writing a 1 to any of the following bits sets the output of the respective channel to 50% duty cycle (soft mute). Table 11. Soft Mute Register (0x06)
D7 0 (1) D6 0 D5 0 D4 0 D3 0 D2 1 0 D1 1 0 D0 1 0 Reserved (1) Soft mute channel 3 Soft unmute channel 3 (1) Soft mute channel 2 Soft unmute channel 2 (1) Soft mute channel 1 Soft unmute channel 1 (1) FUNCTION
41
TAS5727
VOLUME REGISTERS (0x07, 0x08, 0x09)

Step size is 0.125 dB and volume registers are 2 bytes. Master volume Channel-1 volume Channel-2 volume 0x07 (default is mute) 0x08 (default is 0 dB) 0x09 (default is 0 dB) Table 12. Master Volume Table
Value 0x0000 0x0001 0x0002 0x0003 0x0004 0x0005 0x0006 0x0007 0x0008 0x0009 0x000A 0x000B 0x000C 0x000D 0x000E 0x000F 0x0010 0x0011 0x0012 0x0013 0x0014 0x0015 0x0016 0x0017 0x0018 0x0019 0x001A 0x001B 0x001C 0x001D 0x001E 0x001F 0x0020 0x0021 0x0022 0x0023 0x0024 0x0025 0x0026 Level 24.000 23.875 23.750 23.625 23.500 23.375 23.250 23.125 23.000 22.875 22.750 22.625 22.500 22.375 22.250 22.125 22.000 21.875 21.750 21.625 21.500 21.375 21.250 21.125 21.000 20.875 20.750 20.625 20.500 20.375 20.250 20.125 20.000 19.875 19.750 19.625 19.500 19.375 19.125 Value 0x0027 0x0028 0x0029 0x002A 0x002B 0x002C 0x002D 0x002E 0x002F 0x0030 0x0031 0x0032 0x0033 0x0034 0x0035 0x0036 0x0037 0x0038 0x0039 0x003A 0x003B 0x003C 0x003D 0x003E 0x003F 0x0040 0x0041 0x0042 0x0043 0x0044 0x0045 0x0046 0x0047 0x0048 0x0049 0x004A 0x004B 0x004C 0x004D Level 19.250 19.000 18.875 18.750 18.625 18.500 18.375 18.250 18.125 18.000 17.875 17.750 17.625 17.500 17.375 17.250 17.125 17.000 16.875 16.750 16.625 16.500 16.375 16.250 16.125 16.000 15.875 15.750 15.625 15.500 15.375 15.250 15.125 15.000 14.875 14.750 14.625 14.500 14.375 Value 0x004E 0x004F 0x0050 0x0051 0x0052 0x0053 0x0054 0x0055 0x0056 0x0057 0x0058 0x0059 0x005A 0x005B 0x005C 0x005D 0x005E 0x005F 0x0060 0x0061 0x0062 0x0063 0x0064 0x0065 0x0066 0x0067 0x0068 0x0069 0x006A 0x006B 0x006C 0x006D 0x006E 0x006F 0x0070 0x0071 0x0072 0x0073 0x0074 Level 14.250 14.125 14.000 13.875 13.750 13.625 13.500 13.375 13.250 13.125 13.000 12.875 12.750 12.625 12.500 12.375 12.250 12.125 12.000 11.875 11.750 11.625 11.500 11.375 11.250 11.125 11.000 10.875 10.750 10.625 10.500 10.375 10.250 10.125 10.000 9.875 9.750 9.625 9.500 Value 0x0075 0x0076 0x0077 0x0078 0x0079 0x007A 0x007B 0x007C 0x007D 0x007E 0x007F 0x0080 0x0081 0x0082 0x0083 0x0084 0x0085 0x0086 0x0087 0x0088 0x0089 0x008A 0x008B 0x008C 0x008D 0x008E 0x008F 0x0090 0x0091 0x0092 0x0093 0x0094 0x0095 0x0096 0x0097 0x0098 0x0099 0x009A 0x009B Level 9.375 9.250 9.125 9.000 8.875 8.750 8.625 8.500 8.375 8.250 8.125 8.000 7.875 7.750 7.625 7.500 7.375 7.250 7.125 7.000 6.875 6.750 6.625 6.500 6.375 6.250 6.125 6.000 5.875 5.750 5.625 5.500 5.375 5.250 5.125 5.000 4.875 4.750 4.625 Value 0x009C 0x009D 0x009E 0x009F 0x00A0 0x00A1 0x00A2 0x00A3 0x00A4 0x00A5 0x00A6 0x00A7 0x00A8 0x00A9 0x00AA 0x00AB 0x00AC 0x00AD 0x00AE 0x00AF 0x00B0 0x00B1 0x00B2 0x00B3 0x00B4 0x00B5 0x00B6 0x00B7 0x00B8 0x00B9 0x00BA 0x00BB 0x00BC 0x00BD 0x00BE 0x00BF 0x00C0 0x00C1 0x00C2 Level 4.500 4.375 4.250 4.125 4.000 3.875 3.750 3.625 3.500 3.375 3.250 3.125 3.000 2.875 2.750 2.625 2.500 2.375 2.250 2.125 2.000 1.875 1.750 1.625 1.500 1.375 1.250 1.125 1.000 0.875 0.750 0.625 0.500 0.375 0.250 0.125 0.000 0.125 0.250 Value 0x00C3 0x00C4 0x00C5 0x00C6 0x00C7 0x00C8 0x00C9 0x00CA 0x00CB 0x00CC 0x00CD 0x00CE 0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA 0x00DB 0x00DC 0x00DD 0x00DE 0x00DF 0x00E0 0x00E1 0x00E2 0x00E3 0x00E4 0x00E5 0x00E6 0x00E7 0x00E8 0x00E9 Level 0.375 0.500 0.625 0.750 0.875 1.000 1.125 1.250 1.375 1.500 1.625 1.750 1.875 2.000 2.125 2.250 2.375 2.500 2.625 2.750 2.875 3.000 3.125 3.250 3.375 3.500 3.625 3.750 3.875 4.000 4.125 4.250 4.375 4.500 4.625 4.750 4.875 5.000 5.125
42
TAS5727
Table 12. Master Volume Table (continued)

Value 0x00EA 0x00EB 0x00EC 0x00ED 0x00EE 0x00EF 0x00F0 0x00F1 0x00F2 0x00F3 0x00F4 0x00F5 0x00F6 0x00F7 0x00F8 0x00F9 0x00FA 0x00FB 0x00FC 0x00FD 0x00FE 0x00FF 0x0100 0x0101 0x0102 0x0103 0x0104 0x0105 0x0106 0x0107 0x0108 0x0109 0x010A 0x010B 0x010C 0x010D 0x010E 0x010F 0x0110 0x0111 0x0112 0x0113 0x0114 0x0115 0x0116 0x0117 0x0118 Level 5.250 5.375 5.500 5.625 5.750 5.875 6.000 6.125 6.250 6.375 6.500 6.625 6.750 6.875 7.000 7.125 7.250 7.375 7.500 7.625 7.750 7.875 8.000 8.125 8.250 8.375 8.500 8.625 8.750 8.875 9.000 9.125 9.250 9.375 9.500 9.625 9.750 9.875 10.000 10.125 10.250 10.375 10.500 10.625 10.750 10.875 11.000 Value 0x0119 0x011A 0x011B 0x011C 0x011D 0x011E 0x011F 0x0120 0x0121 0x0122 0x0123 0x0124 0x0125 0x0126 0x0127 0x0128 0x0129 0x012A 0x012B 0x012C 0x012D 0x012E 0x012F 0x0130 0x0131 0x0132 0x0133 0x0134 0x0135 0x0136 0x0137 0x0138 0x0139 0x013A 0x013B 0x013C 0x013D 0x013E 0x013F 0x0140 0x0141 0x0142 0x0143 0x0144 0x0145 0x0146 0x0147 Level 11.125 11.250 11.375 11.500 11.625 11.750 11.875 12.000 12.125 12.250 12.375 12.500 12.625 12.750 12.875 13.000 13.125 13.250 13.375 13.500 13.625 13.750 13.875 14.000 14.125 14.250 14.375 14.500 14.625 14.750 14.875 15.000 15.125 15.250 15.375 15.500 15.625 15.750 15.875 16.000 16.125 16.250 16.375 16.500 16.625 16.750 16.875 Value 0x0148 0x0149 0x014A 0x014B 0x014C 0x014D 0x014E 0x014F 0x0150 0x0151 0x0152 0x0153 0x0154 0x0155 0x0156 0x0157 0x0158 0x0159 0x015A 0x015B 0x015C 0x015D 0x015E 0x015F 0x0160 0x0161 0x0162 0x0163 0x0164 0x0165 0x0166 0x0167 0x0168 0x0169 0x016A 0x016B 0x016C 0x016D 0x016E 0x016F 0x0170 0x0171 0x0172 0x0173 0x0174 0x0175 0x0176 Level 17.000 17.125 17.250 17.375 17.500 17.625 17.750 17.875 18.000 18.125 18.250 18.375 18.500 18.625 18.750 18.875 19.000 19.125 19.250 19.375 19.500 19.625 19.750 20.875 20.000 20.125 20.250 20.375 20.500 20.625 20.750 20.875 21.000 21.125 21.250 21.375 21.500 21.625 21.750 21.875 22.000 22.125 22.250 22.375 22.500 22.625 22.750 Value 0x0177 0x0178 0x0179 0x017A 0x017B 0x017C 0x017D 0x017E 0x017F 0x0180 0x0181 0x0182 0x0183 0x0184 0x0185 0x0186 0x0187 0x0188 0x0189 0x018A 0x018B 0x018C 0x018D 0x018E 0x018F 0x0190 0x0191 0x0192 0x0193 0x0194 0x0195 0x0196 0x0197 0x0198 0x0199 0x019A 0x019B 0x019C 0x019D 0x019E 0x019F 0x01A0 0x01A1 0x01A2 0x01A3 0x01A4 0x01A5 Level 22.875 23.000 23.125 23.250 23.375 23.500 23.625 23.750 23.875 24.000 24.125 24.250 24.375 24.500 24.625 24.750 24.875 25.000 25.125 25.250 25.375 25.500 25.625 25.750 25.875 26.000 26.125 26.250 26.375 26.500 26.625 26.750 26.875 27.000 27.125 27.250 27.375 27.500 27.625 27.750 27.875 28.000 28.125 28.250 28.375 28.500 28.625 Value 0x01A6 0x01A7 0x01A8 0x01A9 0x01AA 0x01AB 0x01AC 0x01AD 0x01AE 0x01AF 0x01B0 0x01B1 0x01B2 0x01B3 0x01B4 0x01B5 0x01B6 0x01B7 0x01B8 0x01B9 0x01BA 0x01BB 0x01BC 0x01BD 0x01BE 0x01BF 0x01C0 0x01C1 0x01C2 0x01C3 0x01C4 0x01C5 0x01C6 0x01C7 0x01C8 0x01C9 0x01CA 0x01CB 0x01CC 0x01CD 0x01CE 0x01CF 0x01D0 0x01D1 0x01D2 0x01D3 0x01D4 Level 28.750 28.875 29.000 29.125 29.250 29.375 29.500 29.625 29.750 29.875 30.000 30.125 30.250 30.375 30.500 30.625 30.750 30.875 31.000 31.125 31.250 31.375 31.500 31.625 31.750 31.875 32.000 32.125 32.250 32.375 32.500 32.625 32.750 32.875 33.000 33.125 33.250 33.375 33.500 33.625 33.750 33.875 34.000 34.125 34.250 34.375 34.500 Value 0x01D5 0x01D6 0x01D7 0x01D8 0x01D9 0x01DA 0x01DB 0x01DC 0x01DD 0x01DE 0x01DF 0x01E0 0x01E1 0x01E2 0x01E3 0x01E4 0x01E5 0x01E6 0x01E7 0x01E8 0x01E9 0x01EA 0x01EB 0x01EC 0x01ED 0x01EE 0x01EF 0x01F0 0x01F1 0x01F2 0x01F3 0x01F4 0x01F5 0x01F6 0x01F7 0x01F8 0x01F9 0x01FA 0x01FB 0x01FC 0x01FD 0x01FE 0x01FF 0x0200 0x0201 0x0202 0x0203 Level 34.625 34.750 34.875 35.000 35.125 35.250 35.375 35.500 35.625 35.750 35.875 36.000 36.125 36.250 36.375 36.500 36.625 36.750 36.875 37.000 37.125 37.250 37.375 37.500 37.625 37.750 37.875 38.000 38.125 38.250 38.375 38.500 38.625 38.750 38.875 39.000 39.125 39.250 39.375 39.500 39.625 39.750 39.875 40.000 40.125 40.250 40.375
43
TAS5727

Value 0x0204 0x0205 0x0206 0x0207 0x0208 0x0209 0x020A 0x020B 0x020C 0x020D 0x020E 0x020F 0x0210 0x0211 0x0212 0x0213 0x0214 0x0215 0x0216 0x0217 0x0218 0x0219 0x021A 0x021B 0x021C 0x021D 0x021E 0x021F 0x0220 0x0221 0x0222 0x0223 0x0224 0x0225 0x0226 0x0227 0x0228 0x0229 0x022A 0x022B 0x022C 0x022D 0x022E 0x022F 0x0230 0x0231 0x0232 Level 40.500 40.625 40.750 40.875 41.000 41.125 41.250 41.375 41.500 41.625 41.750 41.875 42.000 42.125 42.250 42.375 42.500 42.625 42.750 42.875 43.000 43.125 43.250 43.375 43.500 43.625 43.750 43.875 44.000 44.125 44.250 44.375 44.500 44.625 44.750 44.875 45.000 45.125 45.250 45.375 45.500 45.625 45.750 45.875 46.000 46.125 46.250 Value 0x0233 0x0234 0x0235 0x0236 0x0237 0x0238 0x0239 0x023A 0x023B 0x023C 0x023D 0x023E 0x023F 0x0240 0x0241 0x0242 0x0243 0x0244 0x0245 0x0246 0x0247 0x0248 0x0249 0x024A 0x024B 0x024C 0x024D 0x024E 0x024F 0x0250 0x0251 0x0252 0x0253 0x0254 0x0255 0x0256 0x0257 0x0258 0x0259 0x025A 0x025B 0x025C 0x025D 0x025E 0x025F 0x0260 0x0261 Level 46.375 46.500 46.625 46.750 46.875 47.000 47.125 47.250 47.375 47.500 47.625 47.750 47.875 48.000 48.125 48.250 48.375 48.500 48.625 48.750 48.875 49.000 49.125 49.250 49.375 49.500 49.625 49.750 49.875 50.000 50.125 50.250 50.375 50.500 50.625 50.750 50.875 51.000 51.125 51.250 51.375 51.500 51.625 51.750 51.875 52.000 52.125 Value 0x0262 0x0263 0x0264 0x0265 0x0266 0x0267 0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E 0x026F 0x0270 0x0271 0x0272 0x0273 0x0274 0x0275 0x0276 0x0277 0x0278 0x0279 0x027A 0x027B 0x027C 0x027D 0x027E 0x027F 0x0280 0x0281 0x0282 0x0283 0x0284 0x0285 0x0286 0x0287 0x0288 0x0289 0x028A 0x028B 0x028C 0x028D 0x028E 0x028F 0x0290 Level 52.250 52.375 52.500 52.625 52.750 52.875 53.000 53.125 53.250 53.375 53.500 53.625 53.750 53.875 54.000 54.125 54.250 54.375 54.500 54.625 54.750 54.875 55.000 55.125 55.250 55.375 55.500 55.625 55.750 55.875 56.000 56.250 56.125 56.375 56.500 56.625 56.750 56.875 57.000 57.125 57.250 57.375 57.500 57.625 57.750 57.875 58.000 Value 0x0291 0x0292 0x0293 0x0294 0x0295 0x0296 0x0297 0x0298 0x0299 0x029A 0x029B 0x029C 0x029D 0x029E 0x029F 0x02A0 0x02A1 0x02A2 0x02A3 0x02A4 0x02A5 0x02A6 0x02A7 0x02A8 0x02A9 0x02AA 0x02AB 0x02AC 0x02AD 0x02AE 0x02AF 0x02B0 0x02B1 0x02B2 0x02B3 0x02B4 0x02B5 0x02B6 0x02B7 0x02B8 0x02B9 0x02BA 0x02BB 0x02BC 0x02BD 0x02BE 0x02BF Level 58.250 58.125 58.375 58.500 58.625 58.750 58.875 59.000 59.125 59.250 59.375 59.500 59.625 59.750 59.875 60.000 60.125 60.250 60.375 60.500 60.625 60.750 60.875 61.000 61.125 61.250 61.375 61.500 61.625 61.750 61.875 62.000 62.125 62.250 62.375 62.500 62.625 62.750 62.875 63.000 63.125 63.250 63.375 63.500 63.625 63.750 63.875 Value 0x02C0 0x02C1 0x02C2 0x02C3 0x02C4 0x02C5 0x02C6 0x02C7 0x02C8 0x02C9 0x02CA 0x02CB 0x02CC 0x02CD 0x02CE 0x02CF 0x02D0 0x02D1 0x02D2 0x02D3 0x02D4 0x02D5 0x02D6 0x02D7 0x02D8 0x02D9 0x02DA 0x02DB 0x02DC 0x02DD 0x02DE 0x02DF 0x02E0 0x02E1 0x02E2 0x02E3 0x02E4 0x02E5 0x02E6 0x02E7 0x02E8 0x02E9 0x02EA 0x02EB 0x02EC 0x02ED 0x02EE Level 64.000 64.125 64.250 64.375 64.500 64.625 64.750 64.875 65.000 65.125 65.250 65.375 65.500 65.625 65.750 65.875 66.000 66.125 66.250 66.375 66.500 66.625 66.750 66.875 67.000 67.125 67.250 67.375 67.500 67.625 67.750 67.875 68.000 68.125 68.250 68.375 68.500 68.625 68.750 68.875 69.000 69.125 69.250 69.375 69.500 69.625 69.750 Value 0x02EF 0x02F0 0x02F1 0x02F2 0x02F3 0x02F4 0x02F5 0x02F6 0x02F7 0x02F8 0x02F9 0x02FA 0x02FB 0x02FC 0x02FD 0x02FE 0x02FF 0x0300 0x0301 0x0302 0x0303 0x0304 0x0305 0x0306 0x0307 0x0308 0x0309 0x030A 0x030B 0x030C 0x030D 0x030E 0x030F 0x0310 0x0311 0x0312 0x0313 0x0314 0x0315 0x0316 0x0317 0x0318 0x0319 0x031A 0x031B 0x031C 0x031D Level 69.875 70.000 70.125 70.250 70.375 70.500 70.625 70.750 70.875 71.000 71.125 71.250 71.375 71.500 71.625 71.750 71.875 72.000 72.125 72.250 72.375 72.500 72.625 72.750 72.875 73.000 73.125 73.250 73.375 73.500 73.625 73.750 73.875 74.000 74.250 74.125 74.375 74.500 74.625 74.750 74.875 75.000 75.125 75.250 75.375 75.500 75.625
44
TAS5727

Value 0x031E 0x031F 0x0320 0x0321 0x0322 0x0323 0x0324 0x0325 0x0326 0x0327 0x0328 0x0329 0x032A 0x032B 0x032C 0x032D 0x032E 0x032F 0x0330 0x0331 0x0332 0x0333 0x0334 0x0335 0x0336 0x0337 0x0338 0x0339 0x033A 0x033B 0x033C 0x033D 0x033E 0x033F 0x0340 0x0341 0x0341 0x0343 Level 75.750 75.875 76.000 76.125 76.250 76.375 76.500 76.625 76.750 76.875 77.000 77.125 77.250 77.375 77.500 77.625 77.750 77.875 78.000 78.125 78.250 78.375 78.500 78.625 78.750 78.875 79.000 79.125 79.250 79.375 79.500 79.625 79.750 79.875 80.000 80.250 80.250 80.375 Value 0x0344 0x0345 0x0346 0x0347 0x0348 0x0349 0x034A 0x034B 0x034C 0x034D 0x034E 0x034F 0x0350 0x0351 0x0352 0x0353 0x0354 0x0355 0x0356 0x0357 0x0358 0x0359 0x035A 0x035B 0x035C 0x035D 0x035E 0x035F 0x0360 0x0361 0x0362 0x0363 0x0364 0x0365 0x0366 0x0367 0x0368 0x0369 Level 80.500 80.625 80.750 80.875 81.000 81.125 81.250 81.375 81.500 81.625 81.750 81.875 82.000 82.125 82.250 82.375 82.500 82.625 82.750 82.875 83.000 83.125 83.250 83.375 83.500 83.625 83.750 83.875 84.000 84.125 84.250 84.375 84.500 84.625 84.750 84.875 85.000 85.125 Value 0x036A 0x036B 0x036C 0x036D 0x036E 0x036F 0x0370 0x0371 0x0372 0x0373 0x0374 0x0375 0x0376 0x0377 0x0378 0x0379 0x037A 0x037B 0x037C 0x037D 0x037E 0x037F 0x0380 0x0381 0x0382 0x0383 0x0384 0x0385 0x0386 0x0387 0x0388 0x0389 0x038A 0x038B 0x038C 0x038D 0x038E 0x038F Level 85.250 85.375 85.500 85.625 85.750 85.875 86.000 86.125 86.250 86.375 86.500 86.625 86.750 86.875 87.000 87.125 87.250 87.375 87.500 87.625 87.750 87.875 88.000 88.125 88.250 88.375 88.500 88.625 88.750 88.875 89.000 89.125 89.250 89.375 89.500 89.625 89.750 89.875 Value 0x0390 0x0391 0x0392 0x0393 0x0394 0x0395 0x0396 0x0397 0x0398 0x0399 0x039A 0x039B 0x039C 0x039D 0x039E 0x039F 0x03A0 0x03A1 0x03A2 0x03A3 0x03A4 0x03A5 0x03A6 0x03A7 0x03A8 0x03A9 0x03AA 0x03AB 0x03AC 0x03AD 0x03AE 0x03AF 0x03B0 0x03B1 0x03B2 0x03B3 0x03B4 0x03B5 Level 90.000 90.125 90.250 90.375 90.500 90.625 90.750 90.875 91.000 91.125 91.250 91.375 91.500 91.625 91.750 91.875 92.000 92.125 92.250 92.375 92.500 92.625 92.750 92.875 93.000 93.125 93.250 93.375 93.500 93.625 93.750 93.875 94.000 94.125 94.250 94.375 94.500 94.625 Value 0x03B6 0x03B7 0x03B8 0x03B9 0x03BA 0x03BB 0x03BC 0x03BD 0x03BE 0x03BF 0x03C0 0x03C1 0x03C2 0x03C3 0x03C4 0x03C5 0x03C6 0x03C7 0x03C8 0x03C9 0x03CA 0x03CB 0x03CC 0x03CD 0x03CE 0x03CF 0x03D0 0x03D1 0x03D2 0x03D3 0x03D4 0x03D5 0x03D6 0x03D7 0x03D8 0x03D9 0x03DA 0x03DB Level 94.750 94.875 95.000 95.125 95.250 95.375 95.500 95.625 95.750 95.875 96.000 96.125 96.250 96.375 96.500 96.625 96.750 96.875 97.000 97.125 97.250 97.375 97.500 97.625 97.750 97.875 98.000 98.125 98.250 98.375 98.500 98.625 98.750 98.875 99.000 99.125 99.250 99.375 Value 0x03DC 0x03DD 0x03DE 0x03DF 0x03E0 0x03E1 0x03E2 0x03E3 0x03E4 0x03E5 0x03E6 0x03E7 0x03E8 0x03E9 0x03EA 0x03EB 0x03EC 0x03ED 0x03EE 0x03EF 0x03F0 0x03F1 0x03F2 0x03F3 0x03F4 0x03F5 0x03F6 0x03F7 0x03F8 0x03F9 0x03FA 0x03FB 0x03FC 0x03FD 0x03FE 0x03FF Level 99.500 99.625 99.750 99.875 100.000 100.125 100.250 100.375 100.500 100.625 100.750 100.875 101.000 101.125 101.250 101.375 101.500 101.625 101.750 101.875 102.000 102.125 102.250 102.375 102.500 102.625 102.750 102.875 103.000 103.125 103.250 103.375 103.500 103.625 103.750 Mute
45
TAS5727
VOLUME CONFIGURATION REGISTER (0x0E)

Bits D2D0: Volume slew rate (used to control volume change and MUTE ramp rates). These bits control the number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of the I2S data as follows: Sample rate (kHz) 8/16/32 11.025/22.05/44.1 12/24/48 Approximate ramp rate 125 ms/step 90.7 ms/step 83.3 ms/step
In two-band DRC, register 0x0A should be set to 0x30 and register 0x0E bits 6 and 5 should be set to 1. Table 13. Volume Configuration Register (0x0E)
D7 1 (1) D6 0 1 D5 0 1 D4 1 D3 0 D2 0 0 0 0 1 D1 0 0 1 1 X D0 0 1 0 1 X Reserved (1) DRC2 volume 1 (ch4) from I2C register 0x08 DRC2 volume 1 (ch4) from I2C register 0x0A (1) DRC2 volume 2 (ch3) from I2C register 0x09 DRC2 volume 2 (ch3) from I2C register 0x0A (1) Reserved (1) Volume slew 512 steps (43 ms volume ramp time at 48 kHz) (1) Volume slew 1024 steps (85-ms volume ramp time at 48 kHz) Volume slew 2048 steps (171-ms volume ramp time at 48 kHz) Volume slew 256 steps (21-ms volume ramp time at 48 kHz) Reserved FUNCTION
MODULATION LIMIT REGISTER (0x10)

Table 14. Modulation Limit Register (0x10)
D7 0 (1) D6 0 D5 0 D4 0 D3 0 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 MODULATION LIMIT Reserved 99.2% 98.4% 97.7% (1) 96.9% 96.1% 95.3% 94.5% 93.8%
46
TAS5727
INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, and 0x14)

Internal PWM channels 1, 2, 1, and 2 are mapped into registers 0x11, 0x12, 0x13, and 0x14. Table 15. Channel Interchannel Delay Register Format
BITS DEFINITION D7 0 0 1 D6 0 1 0 D5 0 1 0 D4 0 1 0 D3 0 1 0 D2 0 1 0 D1 0 SUBADDRESS 0x11 0x12 0x13 0x14 (1) D7 1 0 1 0 D6 0 1 0 1 D5 1 0 1 0 D4 0 1 0 1 D3 1 0 1 0 D2 1 1 1 1 D1 D0 0 D0 FUNCTION Minimum absolute delay, 0 DCLK cycles Maximum positive delay, 31 4 DCLK cycles Maximum negative delay, 32 4 DCLK cycles Reserved Delay = (value) 4 DCLKs Default value for channel 1 (1) Default value for channel 2 (1) Default value for channel 1 (1) Default value for channel 2 (1)
ICD settings have high impact on audio performance (e.g., dynamic range, THD, crosstalk, etc.) Therefore, appropriate ICD settings must be used. By default, the device has ICD settings for the AD mode. If used in BD mode, then update these registers before coming out of all-channel shutdown.
MODE 0x11 0x12 0x13 0x14 AD MODE AC 54 AC 54 BD MODE B8 60 A0 48
47
TAS5727
PWM SHUTDOWN GROUP REGISTER (0x19)

Settings of this register determine which PWM channels are active. The value should be 0x30 for BTL mode and 0x3A for PBTL mode. The default value of this register is 0x30. The functionality of this register is tied to the state of bit D5 in the system control register. This register defines which channels belong to the shutdown group (SDG). If a 1 is set in the shutdown group register, that particular channel is not started following an exit out of all-channel shutdown command (if bit D5 is set to 0 in system control register 2, 0x05). Table 16. PWM Shutdown Group Register (0x19)
D7 0 (1) D6 0 D5 1 D4 1 D3 0 1 D2 0 1 D1 0 1 D0 0 1 Reserved (1) Reserved (1) Reserved (1) Reserved (1) PWM channel 4 does not belong to shutdown group. (1) PWM channel 4 belongs to shutdown group. PWM channel 3 does not belong to shutdown group. (1) PWM channel 3 belongs to shutdown group. PWM channel 2 does not belong to shutdown group. (1) PWM channel 2 belongs to shutdown group. PWM channel 1 does not belong to shutdown group. (1) PWM channel 1 belongs to shutdown group. FUNCTION
48
TAS5727
START/STOP PERIOD REGISTER (0x1A)

This register is used to control the soft-start and soft-stop period following an enter/exit all-channel shutdown command or change in the PDN state. This helps reduce pops and clicks at start-up and shutdown. The times are only approximate and vary depending on device activity level and I2S clock stability. Table 17. Start/Stop Period Register (0x1A)
D7 0 1 (1) D6 0 D5 0 D4 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D3 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 SSTIMER enabled SSTIMER disabled Reserved (1) No 50% duty cycle start/stop period 16.5-ms 50% duty cycle start/stop period 23.9-ms 50% duty cycle start/stop period 31.4-ms 50% duty cycle start/stop period 40.4-ms 50% duty cycle start/stop period 53.9-ms 50% duty cycle start/stop period 70.3-ms 50% duty cycle start/stop period 94.2-ms 50% duty cycle start/stop period 125.7-ms 50% duty cycle start/stop period (1) 164.6-ms 50% duty cycle start/stop period 239.4-ms 50% duty cycle start/stop period 314.2-ms 50% duty cycle start/stop period 403.9-ms 50% duty cycle start/stop period 538.6-ms 50% duty cycle start/stop period 703.1-ms 50% duty cycle start/stop period 942.5-ms 50% duty cycle start/stop period 1256.6-ms 50% duty cycle start/stop period 1728.1-ms 50% duty cycle start/stop period 2513.6-ms 50% duty cycle start/stop period 3299.1-ms 50% duty cycle start/stop period 4241.7-ms 50% duty cycle start/stop period 5655.6-ms 50% duty cycle start/stop period 7383.7-ms 50% duty cycle start/stop period 9897.3-ms 50% duty cycle start/stop period 13,196.4-ms 50% duty cycle start/stop period
(1)
FUNCTION
49
TAS5727
OSCILLATOR TRIM REGISTER (0x1B)

The TAS5727 PWM processor contains an internal oscillator to support autodetect of I2S clock rates. This reduces system cost because an external reference is not required. Currently, TI recommends a reference resistor value of 18.2 k (1%). This should be connected between OSC_RES and DVSSO. Writing 0x00 to register 0x1B enables the trim that was programmed at the factory. Note that trim must always be run following reset of the device. Table 18. Oscillator Trim Register (0x1B)
D7 1 (1) D6 0 1 D5 0 D4 0 D3 0 D2 0 D1 0 1 D0 0 Reserved (1) Oscillator trim not done (read-only) (1) Oscillator trim done (read only) Reserved (1) Select factory trim (Write a 0 to select factory trim; default is 1.) Factory trim disabled (1) Reserved (1) FUNCTION
BKND_ERR REGISTER (0x1C)

When a back-end error signal is received from the internal power stage, the power stage is reset, stopping all PWM activity. Subsequently, the modulator waits approximately for the time listed in Table 19 before attempting to re-start the power stage. Table 19. BKND_ERR Register (0x1C) (1)
D7 0 (1) (2) D6 0 D5 0 D4 0 D3 0 0 0 0 0 0 0 1 1 1 1 D2 0 0 0 1 1 1 1 0 0 0 1 D1 0 1 1 0 0 1 1 0 0 1 X D0 X 0 1 0 1 0 1 0 1 X X Reserved Set back-end reset period to 299 ms (2) Set back-end reset period to 449 ms Set back-end reset period to 598 ms Set back-end reset period to 748 ms Set back-end reset period to 898 ms Set back-end reset period to 1047 ms Set back-end reset period to 1197 ms Set back-end reset period to 1346 ms Set back-end reset period to 1496 ms Set back-end reset period to 1496 ms FUNCTION
This register can be written only with a non-reserved value. Also this register can be written once after the reset. Default values are in bold.
50
TAS5727
INPUT MULTIPLEXER REGISTER (0x20)

This register controls the modulation scheme (AD or BD mode) as well as the routing of I2S audio to the internal channels. Table 20. Input Multiplexer Register (0x20)
D31 0 D23 0 1 D15 0 D7 0 (1) D30 0 D22 0 0 0 0 1 1 1 1 D14 1 D6 1 D29 0 D21 0 0 1 1 0 0 1 1 D13 1 D5 1 D28 0 D20 0 1 0 1 0 1 0 1 D12 1 D4 1 D27 0 D19 0 1 D11 0 D3 0 D26 0 D18 0 0 0 0 1 1 1 1 D10 1 D2 0 D25 0 D17 0 0 1 1 0 0 1 1 D9 1 D1 1 D24 0 D16 0 1 0 1 0 1 0 1 D8 1 D0 0 Reserved
(1)
FUNCTION Reserved (1) FUNCTION Channel-1 AD mode Channel-1 BD mode SDIN-L to channel 1 (1) SDIN-R to channel 1 Reserved Reserved Reserved Reserved Ground (0) to channel 1 Reserved Channel 2 AD mode (1) Channel 2 BD mode SDIN-L to channel 2 SDIN-R to channel 2 (1) Reserved Reserved Reserved Reserved Ground (0) to channel 2 Reserved FUNCTION Reserved (1) FUNCTION
(1)
51
TAS5727
CHANNEL 4 SOURCE SELECT REGISTER (0x21)

This register selects the channel 4 source. Table 21. Subchannel Control Register (0x21)
D31 0 D23 0 D15 0 D7 0 (1) D30 0 D22 0 D14 1 D6 0 D29 0 D21 0 D13 0 D5 0 D28 0 D20 0 D12 0 D4 0 D27 0 D19 0 D11 0 D3 0 D26 0 D18 0 D10 0 D2 0 D25 0 D17 0 D9 1 D1 1 D24 0 D16 0 D8 0 1 D0 1 Reserved
(1)
FUNCTION Reserved (1) FUNCTION Reserved (1) FUNCTION Reserved (L + R)/2 Left-channel post-BQ (1) FUNCTION
(1)
PWM OUTPUT MUX REGISTER (0x25)

This DAP output mux selects which internal PWM channel is output to the external pins. Any channel can be output to any external output pin. Bits D21D20: Bits D17D16: Bits D13D12: Bits D09D08: Selects which PWM channel is output to OUT_A Selects which PWM channel is output to OUT_B Selects which PWM channel is output to OUT_C Selects which PWM channel is output to OUT_D
Note that channels are encoded so that channel 1 = 0x00, channel 2 = 0x01, , channel 4 = 0x03. Table 22. PWM Output Mux Register (0x25)
D31 0 D23 0 (1) D30 0 D22 0 D29 0 D21 0 0 1 1 D28 0 D20 0 1 0 1 D27 0 D19 0 D26 0 D18 0 D25 0 D17 0 0 1 1 D24 1 D16 0 1 0 1 Reserved
(1)
FUNCTION Reserved (1) FUNCTION Multiplex channel 1 to OUT_A (1) Multiplex channel 2 to OUT_A Multiplex channel 1 to OUT_A Multiplex channel 2 to OUT_A Reserved (1) Multiplex channel 1 to OUT_B Multiplex channel 2 to OUT_B Multiplex channel 1 to OUT_B (1) Multiplex channel 2 to OUT_B
52
TAS5727
Table 22. PWM Output Mux Register (0x25) (continued)

D15 0 D7 0 (2) D14 0 D6 1 D13 0 0 1 1 D5 0 D12 0 1 0 1 D4 0 D11 0 D3 0 D10 0 D2 1 D9 0 0 1 1 D1 0 D8 0 1 0 1 D0 1 Reserved (2) Reserved (2) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C (2) Multiplex channel 1 to OUT_C Multiplex channel 2 to OUT_C Reserved (2) Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D Multiplex channel 1 to OUT_D Multiplex channel 2 to OUT_D (2) FUNCTION FUNCTION
DRC CONTROL REGISTER (0x46)

Table 23. DRC Control Register (0x46)
D31 0 D23 0 D15 0 D7 0 (1) D30 0 D22 0 D14 0 D6 0 D29 0 D21 0 D13 0 D5 0 1 D28 0 D20 0 D12 0 D4 0 D27 0 D19 0 D11 0 D3 0 D26 0 D18 0 D10 0 D2 0 D25 0 D17 0 D9 0 D1 0 1 D24 0 D16 0 D8 0 D0 0 1 Reserved (1) Reserved Reserved Reserved (1) Reserved (1) Reserved (1) DRC2 turned OFF (1) DRC2 turned ON DRC1 turned OFF (1) DRC1 turned ON Reserved
(1)
FUNCTION Reserved (1) FUNCTION Reserved (1) FUNCTION
FUNCTION
53
TAS5727
PWM SWITCHING RATE CONTROL REGISTER (0x4F)

PWM switching rate should be selected through the register 0x4F before coming out of all-channnel shutdown. Table 24. PWM Switching Rate Control Register (0x4F)
D31 0 D23 0 D15 0 D7 (1) D30 0 D22 0 D14 0 D6 D29 0 D21 0 D13 0 D5 0 D28 0 D20 0 D12 0 D4 0 D27 0 D19 0 D11 0 D3 0 0 1 1 1 1 D26 0 D18 0 D10 0 D2 1 1 0 0 0 1 D25 0 D17 0 D9 0 D1 1 1 0 0 1 D24 0 D16 0 D8 0 D0 0 1 0 1 0 Reserved (1) SRC = 6 (1) SRC = 7 SRC = 8 SRC = 9 Reserved Reserved Reserved
(1)
FUNCTION Reserved (1) FUNCTION Reserved (1) FUNCTION
FUNCTION
BANK SWITCH AND EQ CONTROL (0x50)

Table 25. Bank Switching Command (0x50)
D31 0 D23 0 D15 0 D7 0 1 (1) 0 0 1 0 1 0 0 0 0 1 0 0 1 X 0 1 X X D30 0 D22 0 D14 0 D6 D29 0 D21 0 D13 0 D5 D28 0 D20 0 D12 0 D4 D27 0 D19 0 D11 0 D3 D26 0 D18 0 D10 0 D2 D25 0 D17 0 D9 0 D1 D24 0 D16 0 D8 0 D0 EQ ON
(1)
FUNCTION Reserved
(1)
FUNCTION Reserved (1) FUNCTION Reserved (1) FUNCTION EQ OFF (bypass BQ 07 of channels 1 and 2) Reserved (1) Ignore bank-mapping in bits D31D8. Use default mapping. (1) Use bank-mapping in bits D31D8. L and R can be written independently. (1) L and R are ganged for EQ biquads; a write to the left-channel biquad is also written to the right-channel biquad. (0x290x2F is ganged to 0x300x36. Also, 0x580x5B is ganged to 0x5C0x5F. Reserved (1) No bank switching. All updates to DAP (1) Configure bank 1 (32 kHz by default) Reserved Reserved
54
PACKAGE OPTION ADDENDUM
www.ti.com
7-Feb-2011
PACKAGING INFORMATION
Orderable Device TAS5727PHP TAS5727PHPR Status
(1)
Package Type Package Drawing HTQFP HTQFP PHP PHP
Pins 48 48
Package Qty 250 1000
Eco Plan
(2)
Lead/ Ball Finish
MSL Peak Temp
(3)
Samples (Requires Login)
ACTIVE ACTIVE
Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br)
CU NIPDAU Level-3-260C-168 HR CU NIPDAU Level-3-260C-168 HR
(1)
The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2011
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins Type Drawing HTQFP PHP 48
SPQ
Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 16.4 9.6
B0 (mm) 9.6
K0 (mm) 1.5
P1 (mm) 12.0
W Pin1 (mm) Quadrant 16.0 Q2
TAS5727PHPR
1000
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2011
*All dimensions are nominal
Device TAS5727PHPR
Package Type HTQFP
Package Drawing PHP
Pins 48
SPQ 1000
Length (mm) 346.0
Width (mm) 346.0
Height (mm) 33.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Audio Amplifiers Data Converters DLP Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee Solutions www.ti.com/audio amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf TI E2E Community Home Page e2e.ti.com Applications Communications and Telecom www.ti.com/communications Computers and Peripherals Consumer Electronics Energy and Lighting Industrial Medical Security Space, Avionics and Defense Transportation and Automotive Video and Imaging Wireless www.ti.com/computers www.ti.com/consumer-apps www.ti.com/energy www.ti.com/industrial www.ti.com/medical www.ti.com/security www.ti.com/space-avionics-defense www.ti.com/automotive www.ti.com/video www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2011, Texas Instruments Incorporated

25-W Digital Audio Power Amplifier With Eq and DRC: Features

Uploaded by

Copyright:

Available Formats

25-W Digital Audio Power Amplifier With Eq and DRC: Features

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

25-W Digital Audio Power Amplifier With Eq and DRC: Features

Uploaded by

Copyright:

Available Formats

TAS5727

www.ti.com SLOS670 NOVEMBER 2010

25-W DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC

Copyright 2010, Texas Instruments Incorporated

SIMPLIFIED APPLICATION DIAGRAM

LRCLK Digital Audio Source SCLK MCLK SDIN

BST_A LCBTL BST_B Left

SDA SCL OUT_C

A_SEL(FAULT) Control Inputs RESET PDN

BST_C LCBTL BST_D Right

See the TAS5727 User's Guide for loop filter values

Submit Documentation Feedback Product Folder Link(s): TAS5727

Copyright 2010, Texas Instruments Incorporated

OUT_A Serial Audio Port 4 Order Noise Shaper and PWM

Digital Audio Processor (DAP)

OUT_C 2 HB FET Out OUT_D

Copyright 2010, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): TAS5727

FAULT FAULT Undervoltage Protection 4 4

Protection and I/O Logic

Temp. Sense VALID Overcurrent Protection Isense

BST_D PVDD_D PWM_D PWM Rcv Ctrl Timing Gate Drive

PGND_CD GVDD_OUT BST_C PVDD_C

BST_B PVDD_B PWM_B PWM Rcv Ctrl Timing Gate Drive

BST_A PVDD_A PWM_A PWM Rcv Ctrl Timing Gate Drive

Figure 1. Power-Stage Functional Block Diagram

Submit Documentation Feedback Product Folder Link(s): TAS5727

Copyright 2010, Texas Instruments Incorporated

DAP Process Structure

Copyright 2010, Texas Instruments Incorporated

I C:57 VDISTB 0x52[0]

Product Folder Link(s): TAS5727

I C:0x6B (32Bit-Left Level) I C:0x6C (32 Bit-Right Level)

Vol Vol Config Reg 0x0E

Submit Documentation Feedback

SLOS670 NOVEMBER 2010

DEVICE INFORMATION PIN ASSIGNMENT

OUT_A PVDD_AB PVDD_AB BST_A NC SSTIMER NC PBTL

AVSS PLL_FLTM PLL_FLTP

PIN FUNCTIONS (continued)

OSC_RES OUT_A OUT_B OUT_C OUT_D PBTL PDN

PGND_AB PGND_CD PLL_FLTM PLL_FLTP PVDD_AB PVDD_CD RESET

47, 48 37, 38 10 11 2, 3 34, 35 25

SCL SCLK SDA SDIN SSTIMER

5-V 5-V 5-V 5-V

STEST VR_ANA VR_DIG VREG

Copyright 2010, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): TAS5727

ABSOLUTE MAXIMUM RATINGS

RECOMMENDED OPERATING CONDITIONS

PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS

Submit Documentation Feedback Product Folder Link(s): TAS5727

Copyright 2010, Texas Instruments Incorporated

PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS

ELECTRICAL CHARACTERISTICS DC Characteristics

0.5 75 75 (1) 49 23 32 3 75 75 7.2 7.6 150 30 4.5 150 3 68 38 50 8

3.3 V supply current

Reset (RESET = low, PDN = high)

I/O Protection Vuvp Vuvp,hyst OTE V V C C A ns k