Scribd Logo
Upload

Welcome to Scribd!

  • 536 views

    Lecture 6 Gajski Kuhn Y Chart

    Uploaded by

    Shiraz Husain
    This document discusses the VLSI design flow from high-level to physical implementation. It outlines the major design stages from electronic system level (ESL) to register transfer level (RTL) to gate-level to circuit-level to final physical layout. At each stage, more implementation details are added until the final manufactured chip. The basic building block at the circuit-level and below is the MOS transistor. RTL design uses hardware description languages like Verilog to specify data transfers between registers. EDA tools then synthesize the RTL into actual gate-level circuits.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd

    Lecture 6 Gajski Kuhn Y Chart

    Uploaded by

    Shiraz Husain
    536 views18 pages
    This document discusses the VLSI design flow from high-level to physical implementation. It outlines the major design stages from electronic system level (ESL) to register transfer level (RTL) to gate-level to circuit-level to final physical layout. At each stage, more implementation details are added until the final manufactured chip. The basic building block at the circuit-level and below is the MOS transistor. RTL design uses hardware description languages like Verilog to specify data transfers between registers. EDA tools then synthesize the RTL into actual gate-level circuits.

    Original Description:

    Gajski Kuhn Y Chart

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document discusses the VLSI design flow from high-level to physical implementation. It outlines the major design stages from electronic system level (ESL) to register transfer level (RTL) to gate-level to circuit-level to final physical layout. At each stage, more implementation details are added until the final manufactured chip. The basic building block at the circuit-level and below is the MOS transistor. RTL design uses hardware description languages like Verilog to specify data transfers between registers. EDA tools then synthesize the RTL into actual gate-level circuits.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    536 views18 pages

    Lecture 6 Gajski Kuhn Y Chart

    Uploaded by

    Shiraz Husain
    This document discusses the VLSI design flow from high-level to physical implementation. It outlines the major design stages from electronic system level (ESL) to register transfer level (RTL) to gate-level to circuit-level to final physical layout. At each stage, more implementation details are added until the final manufactured chip. The basic building block at the circuit-level and below is the MOS transistor. RTL design uses hardware description languages like Verilog to specify data transfers between registers. EDA tools then synthesize the RTL into actual gate-level circuits.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    of 18

    VLSI

    Circuits & Systems


    Lecture 6:
    Gajski-Kuhn Y Chart

    VLSI Design Flow in SoC Era


    application algorithm
    video
    frames

    motion
    estimation
    entropy
    coding

    DCT

    ESL design
    (Electronic System Level)
    RTL design
    (Register Transfer Level)
    Gate-level design
    Circuit-level design
    (transistor-level)
    Physical layout

    Physical Layout

    ESL design
    (Electronic System Level)
    RTL design
    (Register Transfer Level)
    gate-level design
    circuit-level design
    (transistor-level)
    physical layout

    The basic device to build a chip:


    MOS transistor

    ESL design
    (Electronic System Level)
    RTL design
    (Register Transfer Level)
    gate-level design
    circuit-level design
    (transistor-level)
    physical layout

    D
    G
    X

    X=0
    S

    X=1

    Physical layout of a chip


    The image you find

    in fully-custom
    design

    Gate-level to Circuit-level
    Transform
    ESL design
    (Electronic System Level)
    RTL design
    (Register Transfer Level)
    gate-level design
    circuit-level design
    (transistor-level)
    physical layout

    RTL to Gate-level transform

    ESL design
    (Electronic System Level)
    RTL design
    (Register Transfer Level)
    gate-level design
    circuit-level design
    (transistor-level)
    physical layout

    reg A, B, C, D, E;
    always @(*)
    E = A&B | C&D;

    What is RTL/Behavior design


    RTL: Register Transfer Level (Language)
    a standard method to design any digital IC
    Feature:

    designer specify rules to transfer data from one register to


    another register
    EDA (electronic design automation) tool synthesis RTL code
    B
    to real hardware
    C

    Verilog code
    reg

    [3:0] A, B, C;

    always @(posedge clk)


    begin
    A <= B+C;
    end

    register

    clk
    A

    What is RTL/Behavior Design


    describe the hardware algorithm of the design
    looks like something soft, but its actually hardware
    Example: everything you learned in our Computer
    Architecture course

    Booth encoding
    Superscalar CPU concept

    Caution: you should try to transform the

    behavior to hardware by yourself

    ESL Design

    DSP

    RISC

    DCT

    FFT

    IP Library
    Design Tools

    RISC

    DSP1

    DSP2

    You might also like