ASML’s Post

One of the most common questions I get in my DMs is: Can I self-learn DFT (Design-for-Testability)? My answer? Absolutely, yes! And here’s how you can get started today. You can self-learn DFT concepts and tools within no time. DFT requires a mix of theoretical understanding and practical hands-on skills, and with the right resources, it’s entirely doable. Here’s the roadmap I recommend: ✅ Learn the Fundamentals: Get familiar with digital logic design, VLSI basics, and testability concepts such as scan chains, ATPG, BIST, etc. ✅ Practice with Open-Source Tools: Nothing beats hands-on experience. These open-source tools are perfect for experimenting and learning: 🎯Open-Source Tools for DFT Self-Learning 1. Yosys: The Logic Synthesizer: Perform RTL synthesis for digital designs and experiment with generating gate-level netlists. Link: https://yosyshq.net/yosys/ 2. OpenDFT: Automation Tool: Automate various DFT tasks like scan chain insertion and ATPG integration. Link: https://lnkd.in/gsxdqcrC 3. GTKWave: Waveform Viewer: Analyze simulation results visually with this robust waveform viewer. Link: https://lnkd.in/gzw2JzvK 4. GHDL: VHDL Simulator: Dive into RTL simulation and debugging with this open-source VHDL simulator. Link: https://lnkd.in/gy5FcS_c 5. OpenROAD: PD Automation: A powerful tool for placement and routing, with relevance to understanding physical design flows in DFT. Link: https://lnkd.in/gjgQd5pW 🎯 Here are some fantastic self-learning tutorials and guides: 1. Digital Design and Computer Architecture (Book) – Ideal for building strong fundamentals. 2. Free RTL Design and DFT Courses – Search for DFT-focused courses on platforms like Udemy. 3. Cliff Cumming's Verilog and SystemVerilog Papers – Great for diving deeper into RTL and verification concepts. 4. Open Source Silicon Tutorials – Learn chip design and testing using community tools. 5. YouTube Channels – Channels like VLSI Academy and Simply Explained often have DFT-specific content. Now, the biggest question: is it worth it? Yes, of course! 🙌 DFT skills are highly valued in the semiconductor industry. As chip designs become more complex, the need for effective testing grows. DFT expertise is the gateway to exciting career opportunities in chip design, manufacturing, and EDA tool development. Here’s why learning DFT is a great investment: * Boost your employability in the fast-growing semiconductor industry. * Stand out in interviews with niche, in-demand skills. * Be part of cutting-edge technology shaping the future. With the right mindset, resources, and tools, self-learning DFT can open up a world of possibilities! ♻️ Repost to share with your network. ✚ Follow Dr. Anu Asokan for more chip design career insights. #DFT #Semiconductor #SelfLearning #OpenSource #Upskilling #VLSI #ChipDesign

🚀 I'm excited to share a project journey that took a digital FIR filter from concept to silicon, encapsulating the full spectrum of the design process! From MATLAB to Silicon: Designing an FIR Filter 🛠️ 🔍 MATLAB Analysis: The journey began with MATLAB, where the FIR filter's specifications were defined and analyzed. Using MATLAB's powerful toolset, I was able to design, simulate, and optimize the filter coefficients to meet the desired frequency response, ensuring that the filter would perform effectively in its target application. 🖥️ RTL Design: Next, I translated the MATLAB design into Register Transfer Level (RTL) code using Verilog. This stage involved crafting a detailed architecture, ensuring that the design met timing and resource constraints while maintaining functionality. The RTL code was rigorously verified through simulations, making sure that it adhered to the original MATLAB model. 🔄 ASIC Flow: Once the RTL design was finalized, the ASIC design flow began. This stage covered: - Synthesis: Converting the RTL code into a gate-level netlist. - DFT (Design for Testability): Incorporating test structures to ensure manufacturability and test coverage. - Place & Route: Physically placing the logic cells and routing the connections within the chip, adhering to timing and area constraints. - Power Analysis & Optimization: Ensuring that the design meets the power consumption targets. 📏 Physical Design: The physical design phase involved meticulous floorplanning, clock tree synthesis, and routing to ensure that the design was ready for manufacturing. Signal integrity checks, timing closure, and power optimization were all crucial steps in this process. 🏁 GDSII: Finally, the design was taped out to GDSII format—the industry standard file format for IC design. This marks the transition from design to manufacturing, where the FIR filter design is ready for fabrication in a semiconductor foundry. 💡 Key Takeaways: - The seamless integration of MATLAB and RTL design tools is crucial for successful digital filter design. - Thorough verification at each stage ensures that the final product matches the initial specifications. - The ASIC design flow is a complex but rewarding process that transforms a theoretical design into a tangible, manufacturable product. This project was an incredible learning experience, thanks Youssef Gamal Eldein♥️ showcasing the full lifecycle of digital design, from initial concept to a final GDSII file. Looking forward to more challenging and rewarding projects in the future! Github: https://lnkd.in/dB6vgwSz #ASIC #FIRFilter #MATLAB #RTLDesign #Semiconductors #PhysicalDesign #ICDesign #GDSII #Engineering

Automation is the future. Every industry aims to be more efficient by removing redundant tasks and by automating repeating tasks. To automate the tasks, it is important to get hands-on experience with #scripting languages like #bash, #perl, #python, #tcl, etc. To make you a master of scripting and open a large number of job opportunities, PinE Training Academy of VLSI & Embedded brings you a step-by-step roadmap taking you from the basics to the advanced level of scripting. To explore scripting courses, click the link in the comments. #vlsi #vlsidesign #vlsijobs #vlsitraining #vlsicareer #vlsifreshers #vlsicourses #vlsiverification #vlsiexpert #vlsiprojects #asic #asicdesign #asicverification #digital #digital #analog #analogdesign #analogue #analog #fpga #fpgadesign #fpgas #cpld #hdl #verilog #verification #verificationengineer #physicaldesign #dft #embeddedsystems #embedded #embeddedc #embeddedsoftware #embeddedsystem #embeddedsecurity #embeddedlinux #embeddedengineer #embeddedjobs #embeddeddevelopment #embracechallenges #embeddedsoftwaredevelopment #embeddeddesign #electricalengineering #electrical #semiconductorindustry #semiconductors #semiconductor #semiconductormanufacturing #semiconductorjobs #semiconductortechnology #semiconductordevices #pcb #pcbdesign #pcbassembly #layout #layoutdesign #vhdl #systemverilog #uvm

Hello, #LinkedInCommunity!! 👋 Exploring Verilog Fundamentals: Focusing on its essential components like Lexical Conventions, Data Types, System Tasks, and Compiler Directives. #VLSI #VLSIDesign #Semiconductors #ASICDesign #FPGA #DigitalDesign #RTLDesign #Verification #DesignVerification #SystemVerilog #Verilog #UVM #EDA #ICDesign #Synthesis #RTLVerification #HardwareDesign #VLSICareer #ECE #Electronics #Technology #EngineerLife #Coding #Simulation #JobSearch #EngineeringJobs #CareerOpportunities #Intel #Qualcomm #NXP #AMD #ARM #Synopsys #Cadence #MentorGraphics #WiproVLSI #SamsungSemiconductor #STMicroelectronics #TSMC #eInfochips #CDAC #Socionext #VeriSilicon #vlsi #engineering #semiconductor #hardware #skills #freshgraduates #vlsiengineering #vlsijobs #vlsijobseekers #careerguidance #opentowork #h1b #semiconductorjobs #designverification #verificationengineer #systemverilog #uvm #siliconvalley #activelylooking #freshersjob

🚀 Reflecting on my undergrad days and the VLSI courses, I remember constantly wondering, "What does it really take to be a chip design engineer?" I've always been someone who thrives on clear goals and steady progress towards them. Back then, I didn't have an answer to my question. Over the years, though, I've shaped my own understanding, and while it’s bound to change, here’s my current perspective: In the chip design universe, you juggle the roles of software engineer, hardware engineer, and machine learning novice all at once. But guess what? It's okay not to be the top expert in every single field. The real skill lies in having a solid foundation across various areas – knowing enough to jump in deep when the need arises. That's what being a modern engineer is all about: adaptability and readiness. Our toolkit? It's vast! Beyond the basics, you may need to dive into the specifics like circuit design, simulation, modeling, system architecture, RTL design, Logic Verification/Validation, synthesis, physical design, timing closure, ECO, physical verification, DFT, low power design, power estimation, analysis and optimization, reliability modeling, EDA vendor tools, custom tools, CAD flows and methodologies, databases, cluster computing, cloud computing, disk management, version control, CICD, sprints, unit testing, integration testing, and navigating the latest in ML frameworks. And with the evolving world of AI, prompt engineering has become an indispensable part of our arsenal. Then there's the coding – from Python, TCL, Perl to C++, it's about making sure we can speak the right tech languages. And let's not forget the essentials like data analytics, Excel mastery, and sharp presentation skills. The journey of a chip design engineer is filled with learning and growth. It's about being curious, ready to tackle new challenges, and continuously expanding our knowledge base. So, if you're fascinated by the blend of science, technology, and creativity, and love the idea of lifelong learning, welcome to the chip design world! #ChipDesign #EngineeringLife #TechInnovation #MachineLearning #LifelongLearning

Greetings Connections, VLSI Physical Design With Timing Analysis Day - 02 Contents: Lecture - 03: Complexity Analysis for Algorithms Algorithm is a finite set of instructions to solve a problem. Some basic algorithmic techniques are: 1) Greedy Algorithms 2) Divide and Conquer Algorithms 3) Dynamic Programming Algorithms 4) Linear/Integer Programming Techniques Data structures related to VLSI Physical Design are: 1) Linked lists of Blocks 2) Bin - Based Method 3) Neighbour Pointers 4) Corner Stitching Why study Time and Space Complexity? It is essential for an algorithm to determine performance evaluation, algorithm selection, resource management, optimization. Runtime of an algorithm depends on the machine, programming language and type of input. Asymptotic notation analyses the algorithms running time as the input grows. 1) O (big oh) - Notation 2) Ω (Omega) - Notation 3) Θ (Theta) - Notation Order of different time complexities: O(1) < O(logn) < O(n) < O(nlogn) < O(n²) < O(2^n) Classes of Algorithms: 1) P – Polynomial time algorithms 2) NP – Non deterministic polynomial time algorithms 3) NP - complete 4) NP - hard Algorithms for NP - hard problems: 1) Exponential Algorithms 2) Special Case Algorithms 3) Approximation Algorithms 4) Heuristic Algorithms Lecture - 04: Graphs for Physical Design Graphs are fundamental to VLSI Physical Design. They provide a versatile and powerful tool for representing, analysing and optimising the complex electronic circuits. Some of the Applications of graphs in PD: 1) Netlist Representation 2) Floor Planning 3) Routing 4) Critical Path Analysis There are 2 standard ways of representing a Graph: 1) Adjacency Lists – preferred for sparse graphs 2) Adjacency Matrices – preferred for dense graphs Classes of Graphs in PD: 1) Graphs related to set of lines 2) Graphs related to set of rectangles Graphs related to a set of lines can give types of graphs like: 1) Overlap Graph 2) Containment Graph 3) Interval Graph 4) Permutation Graph 5) Cycle Graph Graphs related to a set of rectangles give Neighborhood Graph. #VLSI #PhysicalDesign #Semiconductor #ChipDesign #ElectronicsEngineering #IntegratedCircuits #ASICDesign #Algorithms #GreedyAlgorithms #DivideandConquerAlgorithms #DynamicProgrammingAlgorithms #LinearProgrammingTechniques #TimeComplexity #SpaceComplexity #AsymptoticNotation #PolynomialTimeAlgorithms #NPalgorithms #NPcomplete #NPhard #DataStructures #Graphs #Trees #NetlistRepresentation #FloorPlanning #Routing #CriticalPathAnalysis #AdjacencyLists #AdjacencyMatrices #OverlapGraph #ContainmentGraph #IntervalGraph #PermutationGraph #CycleGraph #NeighborhoodGraph

🔍 Unveiling fxDFTNoScan in Fusion Compiler at the Synthesis Stage! 🔍 ### 🛠️ Optimizing Testability Without Scan Chains fxDFTNoScan focuses on optimizing design testability without the use of traditional scan chains by: - **Scanless DFT Implementation**: Implementing DFT structures that enhance testability without introducing scan chain overheads, thereby optimizing design area and complexity. - **Embedded Test Structures**: Integrating test structures directly into the design, ensuring efficient test pattern generation and fault coverage. ### ⚙️ Advanced DFT Automation Leveraging automation to streamline DFT complexities: - **Automatic DFT Insertion**: Automatically inserting DFT structures such as scan flip-flops and test points based on design requirements and testability goals. - **Timing-Aware Optimization**: Ensuring that DFT optimizations do not compromise timing closure, maintaining design performance and functionality. ### 🔍 Enhancing Test Coverage and Efficiency Ensuring comprehensive test coverage and efficient test execution: - **Improved Fault Detection**: Enhancing the detection of faults and defects during manufacturing test processes, improving overall product quality. - **Reduced Test Pattern Generation Time**: Streamlining test pattern generation and validation processes, accelerating time-to-market for digital designs. ### 🚀 Accelerating Design Closure Contributing to faster design closure and improved efficiency: - **Minimizing Design Iterations**: Reducing the number of design iterations required to achieve robust testability, optimizing design cycle time and resource utilization. - **Enhancing Design Predictability**: Providing predictable test behaviors and outcomes, facilitating smoother project execution and validation. ### 🌐 Facilitating Collaboration and Integration Enhancing collaboration across design and test teams: - **Seamless Integration**: Integrating seamlessly with Fusion Compiler and other EDA tools, ensuring cohesive design and test flow integration. - **Cross-Functional Team Collaboration**: Facilitating communication and collaboration among design, test, and verification teams, enhancing overall project coordination. ### 🌟 Driving Innovation in Digital Design By leveraging fxDFTNoScan in Fusion Compiler’s synthesis stage, designers can achieve: - **Optimized Testability**: Enhancing design reliability and manufacturability with efficient DFT strategies that improve test coverage and reduce test costs. - **Scalable Test Solutions**: Providing scalable DFT solutions that adapt to evolving design complexities and manufacturing. #digitaldesign #fxDFTNoScan #fusioncompiler #synthesis #semiconductor #EDA #VLSI #techInnovation #workwithuppula Thanks, Vishnu DM || Follow Vishnu Uppula for more learning in semi-conductor industry.

🌟 Excited to Share My Progress in SystemVerilog! 🌟 I recently completed the "SystemVerilog for Verification" course on Udemy and successfully solved three coding exercises using EDA Playground, with all test cases passing! Coding Exercise 1: Assume a system consists of two global signals, resetn and clk. Use an initial block to initialize clk to '0 and resetn to '0. The user must maintain resetn in an active-low state for 60 ns at the start of the simulation and then make it active-high. Assume a timescale of 1 ns/1 ps. Coding Exercise 2: Assume a system consists of two global signals, resetn and clk. Use an initial block to initialize clk to '0 and resetn to '0. Generate a 25 MHz square wave waveform for the Signal clk. Assume a timescale of 1 ns/1 ps. Coding Exercise 3: Assume a SPI module consists of serial clock signal "sclk". Use an initial block to initialize sclk to '0 and Generate a 9 MHz square wave waveform for the Signal sclk. Assume a timescale of 1 ns/1 ps. I’ve been practicing SystemVerilog coding on EDA Playground as part of my journey in front-end VLSI design. 🖥️💡 Through consistent practice, I’m strengthening my understanding of verification methodologies, randomization, and testbench creation. I'm thrilled to apply this knowledge in future projects, especially in RTL design and verification. Looking forward to more learning and collaboration in the VLSI world! 💻✨ #SystemVerilog #EDAPlayground #Verification #FPGA #VLSI #HardwareDesign #DigitalDesign

🚀 Dive into the World of Digital Electronics with Our Latest Resource! 📘 I’m excited to share Digital Electronics Book Part 2, your ultimate guide to mastering key concepts in digital design! Whether you're a student, professional, or enthusiast, this book offers in-depth knowledge on: Stay tuned for Part -1 and many more ✨ K-Maps, Number Systems Grasp number system, very important concept for learning digital electronics, binary, octal, hexadecimal systems, and seamless conversions-essential for digital computation. And a great graphical tool for efficient logic designer - K-Maps. ✨ Combinational Circuits Design multiplexers, decoders, adders, and other vital circuits with ease. ✨ Sequential Circuits Understand flip-flops, counters, and registers, and build robust synchronous/asynchronous systems. This book is designed for practical learners, featuring: ✅ Clear and concise approaches ✅ Real-world examples and applications ✅ Practice problems to enhance understanding 📥 Download your copy today and take a step closer to mastering digital electronics. 💡 Stay ahead in your career! Whether you're prepping for interviews, building projects, or stepping into the VLSI and embedded systems world, this book will guide you every step of the way. 🔁 Share this post with your network to help others enhance their skills! #VLSIDesign #DigitalDesign #Verilog #HardwareEngineering #LinkedInLearning #FPGA #EmbeddedSystems #HardwareDevelopment #Engineering #TechInnovation #LearningTogether #FPGA #VerilogHDL #DigitalDesign #RTLDesign #100DaysOfRTL #SystemVerilog #VLSI #ElectronicalEngineering #ChipDesign #githubactions #github  #communication #verilog #systemverilog #systemverilogassertions #verification #intel #synopsys #cadence #nxp #design #verificationengineer #amd #arm #pentium #vlsi #rtldesign #education #uvm #alsemi #agnisys #greensemi #100codesofrtl #verilogcoding #designverification #passionate #coding #vlsipassion #rtlcoding #vlsidesign #codingchallenge

With 40+ years of experience - we have what it takes to bring your vision to life. Let's turn your ideas into reality, together.💡 #technology #innovation #pro #engineer #computer #internet #programming #electronics #cdajobs #manufacturing #assembly #advancedinputsystems