


Cloud Operating Systems

Daniel Gruss

2023-03-01










1999	2019	2029
I DEVELOPED THE ENTIRE SOFTWARE IN 120 LINES	I WROTE 1 COMPONENT IN 10,000 LINES!	I DEVELOPED THE ENTIRE SOFTWARE IN 120 LINES!



Moving to the cloud can save up to 87% of IT energy



Cloud means Efficiency

ullet Processes used to have access to all physical memory o that's not efficient!

- ullet Processes used to have access to all physical memory o that's not efficient!
- ightarrow Virtualize memory ightarrow processes can share resources of one machine and utilize it better

- ullet Processes used to have access to all physical memory o that's not efficient!
- ightarrow Virtualize memory ightarrow processes can share resources of one machine and utilize it better
- ullet Processes need all the same pages o that's not efficient!

- ullet Processes used to have access to all physical memory o that's not efficient!
- ightarrow Virtualize memory ightarrow processes can share resources of one machine and utilize it better
- ullet Processes need all the same pages o that's not efficient!
- \rightarrow Let them share memory, using COW, page deduplication, etc.

- ullet Processes used to have access to all physical memory o that's not efficient!
- ightarrow Virtualize memory ightarrow processes can share resources of one machine and utilize it better
- Processes need all the same pages \rightarrow that's not efficient!
- ightarrow Let them share memory, using COW, page deduplication, etc.
- \bullet Processes often cannot do anything but wait \to that's not efficient!

- ullet Processes used to have access to all physical memory o that's not efficient!
- ightarrow Virtualize memory ightarrow processes can share resources of one machine and utilize it better
- Processes need all the same pages \rightarrow that's not efficient!
- ightarrow Let them share memory, using COW, page deduplication, etc.
- ullet Processes often cannot do anything but wait o that's not efficient!
- \rightarrow Let other processes run in between





Efficiency

- Efficiency
- Isolation of tenants (security, reliability, availability)

- Efficiency
- Isolation of tenants (security, reliability, availability)
- Abstraction of hardware

What is Virtualization?

Virtualization allows to represent resources in a computer in a way they can be used easily and without the need to know details of their properties

• Decouple operating system from hardware

- Decouple operating system from hardware
 - "computer in computer" implemented in software

Virtual Machines (VM)

- Decouple operating system from hardware
 - "computer in computer" implemented in software
 - includes devices (network, keyboard, sound...)

- Decouple operating system from hardware
 - "computer in computer" implemented in software
 - includes devices (network, keyboard, sound...)
- OS in VM "sees" its hardware, irrespective from the actual hardware in use

- Decouple operating system from hardware
 - "computer in computer" implemented in software
 - includes devices (network, keyboard, sound...)
- OS in VM "sees" its hardware, irrespective from the actual hardware in use
- OS does not know if HW is concurrently used by other VMS

Why virtualization



Why virtualization





• Cheaper hardware: one server for one task was common



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:
 - support, maintenance



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:
 - support, maintenance
 - power consumption (operation, cooling)



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:
 - support, maintenance
 - power consumption (operation, cooling)
 - space



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:
 - support, maintenance
 - power consumption (operation, cooling)
 - space
- Virtualization allows consolidation



- Cheaper hardware: one server for one task was common
- most of these servers: idle time 90%
- cost issue:
 - support, maintenance
 - power consumption (operation, cooling)
 - space
- Virtualization allows consolidation
 - multiple servers on one box







• Better hardware utilization



- Better hardware utilization
- Lower administration cost



- Better hardware utilization
- Lower administration cost
- long-term operations of older applications



- Better hardware utilization
- Lower administration cost
- long-term operations of older applications
- lower down-times



- Better hardware utilization
- Lower administration cost
- long-term operations of older applications
- lower down-times
- simple migration to more powerful hardware







• Performance cost: slower I/O operation



- Performance cost: slower I/O operation
- single point of failure: requires better hardware reliability



- Performance cost: slower I/O operation
- single point of failure: requires better hardware reliability
- security gets more complex

Virtualization no significant role in internet hosting

- Virtualization no significant role in internet hosting
- often PaaS

- Virtualization no significant role in internet hosting
- often PaaS
- Web hosts (FTP access, HTTP website)

- Virtualization no significant role in internet hosting
- often PaaS
- Web hosts (FTP access, HTTP website)
- Isolation on the OS level (tenants as users)

- Virtualization no significant role in internet hosting
- often PaaS
- Web hosts (FTP access, HTTP website)
- Isolation on the OS level (tenants as users)
- $\bullet \ \ \mathsf{no} \ \mathsf{hardware} \ \mathsf{support} \ \to \mathsf{expensive} \ + \ \mathsf{many} \ \mathsf{problems}$

• OS-level Virtualization

Modern Virtualization

- OS-level Virtualization
- Para-Virtualization

Modern Virtualization

- OS-level Virtualization
- Para-Virtualization
- Full Virtualization

Modern Virtualization

- OS-level Virtualization
- Para-Virtualization
- Full Virtualization
- Hardware-Assisted Virtualization

• integrated into kernel

10

OS-level Virtualization

- integrated into kernel
- all application software intended to run in a virtual environment get strictly separated virtual runtime environments (container, jail)

OS-level Virtualization

- integrated into kernel
- all application software intended to run in a virtual environment get strictly separated virtual runtime environments (container, jail)
- no separate kernels only process level virtualization

10

OS-level Virtualization

- integrated into kernel
- all application software intended to run in a virtual environment get strictly separated virtual runtime environments (container, jail)
- no separate kernels only process level virtualization
- can't run other OSes only for applications

10

- integrated into kernel
- all application software intended to run in a virtual environment get strictly separated virtual runtime environments (container, jail)
- no separate kernels only process level virtualization
- can't run other OSes only for applications
- examples: OpenVZ, Docker, (s)chroot











• Cooperation with OS: OS is aware of virtualization



- Cooperation with OS: OS is aware of virtualization
- needs to modify guest



- Cooperation with OS: OS is aware of virtualization
- needs to modify guest
- not usable for closed source OSes

• OS not aware of being virtualized

Full Virtualization

www.tugraz.at

- OS not aware of being virtualized
- no need to adapt guest

- OS not aware of being virtualized
- no need to adapt guest
- reduced performance

- OS not aware of being virtualized
- no need to adapt guest
- reduced performance
 - up to 25%

- OS not aware of being virtualized
- no need to adapt guest
- reduced performance
 - up to 25%
- full virtualization of HW required (e.g., emulation via qemu)

- OS not aware of being virtualized
- no need to adapt guest
- reduced performance
 - up to 25%
- full virtualization of HW required (e.g., emulation via qemu)
 - virtual machines not allowed to access physical components

- OS not aware of being virtualized
- no need to adapt guest
- reduced performance
 - up to 25%
- full virtualization of HW required (e.g., emulation via gemu)
 - virtual machines not allowed to access physical components
 - every physical component has to be virtualized and requires drivers in OS

• Guest no longer runs in kernel mode (Ring 0)

- Guest no longer runs in kernel mode (Ring 0)
 - parts that require kernel privileges won't run

- Guest no longer runs in kernel mode (Ring 0)
 - parts that require kernel privileges won't run
- hypervisor (VMM) changes binaries of guest-OS on the fly

13

- Guest no longer runs in kernel mode (Ring 0)
 - parts that require kernel privileges won't run
- hypervisor (VMM) changes binaries of guest-OS on the fly
- allows supporting any OS

- Guest no longer runs in kernel mode (Ring 0)
 - parts that require kernel privileges won't run
- hypervisor (VMM) changes binaries of guest-OS on the fly
- allows supporting any OS
 - no need to change source

- Guest no longer runs in kernel mode (Ring 0)
 - parts that require kernel privileges won't run
- hypervisor (VMM) changes binaries of guest-OS on the fly
- allows supporting any OS
 - no need to change source
- high performance penalty

• First full x86 virtualization

- First full x86 virtualization
- hypervisor continuously reads program code before it is executed (pre-scan)

14

- First full x86 virtualization
- hypervisor continuously reads program code before it is executed (pre-scan)
- looking for relevant commands

- First full x86 virtualization
- hypervisor continuously reads program code before it is executed (pre-scan)
- looking for relevant commands
 - change of system state

- First full x86 virtualization
- hypervisor continuously reads program code before it is executed (pre-scan)
- looking for relevant commands
 - change of system state
 - commands depending on CPU state

- First full x86 virtualization
- hypervisor continuously reads program code before it is executed (pre-scan)
- looking for relevant commands
 - change of system state
 - commands depending on CPU state
- sets breakpoint and lets OS run







• Diverse problems were to be solved when virtualizing on IA-32:



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems
 - Address Space Compression



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems
 - Address Space Compression
 - Non-Faulting Access to Priv. State



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems
 - Address Space Compression
 - Non-Faulting Access to Priv. State
 - SYSENTER / SYSEXIT



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems
 - Address Space Compression
 - Non-Faulting Access to Priv. State
 - SYSENTER / SYSEXIT
 - Interrupt Virtualization



- Diverse problems were to be solved when virtualizing on IA-32:
 - Ring Problems
 - Address Space Compression
 - Non-Faulting Access to Priv. State
 - SYSENTER / SYSEXIT
 - Interrupt Virtualization
 - Hidden States

• usually: application run in ring 3, kernel in ring 0

- usually: application run in ring 3, kernel in ring 0
- ullet guest may not run in ring 0

- usually: application run in ring 3, kernel in ring 0
- guest may not run in ring 0
- ullet ring de-privileging needed: guest must run in ring >0

- usually: application run in ring 3, kernel in ring 0
- guest may not run in ring 0
- ullet ring de-privileging needed: guest must run in ring >0
 - ullet most often 1 or 3

• guest has to run in a ring it has not been developed for

- guest has to run in a ring it has not been developed for
- certain instructions contain privilege level in result (e.g. PUSH CS)

- guest has to run in a ring it has not been developed for
- certain instructions contain privilege level in result (e.g. PUSH CS)
- guest OS can find out ring it is running in

- guest has to run in a ring it has not been developed for
- certain instructions contain privilege level in result (e.g. PUSH CS)
- guest OS can find out ring it is running in
- may result in diverse problems

Address Space Compression

• Guest expects to have full address space available

Address Space Compression

- Guest expects to have full address space available
- hypervisor requires part of address space

- Guest expects to have full address space available
- hypervisor requires part of address space
 - control structures for switching between guest and hypervisor

- Guest expects to have full address space available
- hypervisor requires part of address space
 - control structures for switching between guest and hypervisor
- Access to these areas not allowed for guest. Invokes switch to hypervisor who has to emulate these accesses

• unprivileged software may not access certain elements of the CPU state

- unprivileged software may not access certain elements of the CPU state
- access by guest results in fault: hypervisor can emulate instructions

- unprivileged software may not access certain elements of the CPU state
- access by guest results in fault: hypervisor can emulate instructions
- IA-32 possesses instructions that do not induce a fault:

- unprivileged software may not access certain elements of the CPU state
- access by guest results in fault: hypervisor can emulate instructions
- IA-32 possesses instructions that do not induce a fault:
 - \bullet Registers GDTR, IDTR, LDTR and TR are only modifiable in ring 0

19

- unprivileged software may not access certain elements of the CPU state
- access by guest results in fault: hypervisor can emulate instructions
- IA-32 possesses instructions that do not induce a fault:
 - Registers GDTR, IDTR, LDTR and TR are only modifiable in ring 0
 - can be executed in any ring without fault (without function)

• special commands for fast syscalls

- special commands for fast syscalls
- SYSENTER always switches to ring 0

SYSENTER / SYSEXIT

- special commands for fast syscalls
- SYSENTER always switches to ring 0
- SYSEXIT can only be executed in ring 0

- special commands for fast syscalls
- SYSENTER always switches to ring 0
- SYSEXIT can only be executed in ring 0
- ring 1 thus is problematic

- special commands for fast syscalls
- SYSENTER always switches to ring 0
- SYSEXIT can only be executed in ring 0
- ring 1 thus is problematic
 - \bullet SYSENTER switches to hypervisor \to has to emulate

- special commands for fast syscalls
- SYSENTER always switches to ring 0
- SYSEXIT can only be executed in ring 0
- ring 1 thus is problematic
 - ullet SYSENTER switches to hypervisor o has to emulate
 - ullet SYSEXIT switches to hypervisor o has to emulate

• interrupts can be masked (so they do not occur if not welcome)

Interrupt Virtualization

- interrupts can be masked (so they do not occur if not welcome)
- controlled by IF-flag in EFLAGS-Register

- interrupts can be masked (so they do not occur if not welcome)
- controlled by IF-flag in EFLAGS-Register
- Interrupts managed by VM though

- interrupts can be masked (so they do not occur if not welcome)
- controlled by IF-flag in EFLAGS-Register
- Interrupts managed by VM though
- change of IF \rightarrow fault to hypervisor

- interrupts can be masked (so they do not occur if not welcome)
- controlled by IF-flag in EFLAGS-Register
- Interrupts managed by VM though
- ullet change of IF o fault to hypervisor
- $\bullet\,$ OS do this quite often \to performance problem

- interrupts can be masked (so they do not occur if not welcome)
- controlled by IF-flag in EFLAGS-Register
- Interrupts managed by VM though
- ullet change of IF o fault to hypervisor
- ullet OS do this quite often o performance problem
- forwarding of virtual interrupts must consider IF

hidden state information

www.tugraz.at







• Not all state-information accessible via registers



- Not all state-information accessible via registers
- cannot be saved and restored when switching between VMs

• Two new operating modes:

23

- Two new operating modes:
 - VMX root operation

- Two new operating modes:
 - VMX root operation
 - for hypervisor

- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation

- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation
 - controlled by hypervisor


- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation
 - controlled by hypervisor
 - supports VMs

- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation
 - controlled by hypervisor
 - supports VMs
- Both modes have ring 0-3


- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation
 - controlled by hypervisor
 - supports VMs
- Both modes have ring 0-3
- guest can run in ring 0

- Two new operating modes:
 - VMX root operation
 - for hypervisor
 - VMX non-root operation
 - controlled by hypervisor
 - supports VMs
- Both modes have ring 0-3
- guest can run in ring 0
- hypervisor said to be running in "ring -1"


Rings on Intel



VMM Operation



VMM Transitions



ullet VM entry: root operation o non-root operation

- VM entry: root operation \rightarrow non-root operation
- ullet VM exit: non-root operation o root operation

- VM entry: root operation \rightarrow non-root operation
- ullet VM exit: non-root operation o root operation
- VMCS: Virtual Machine Control Structure

- VM entry: root operation \rightarrow non-root operation
- ullet VM exit: non-root operation o root operation
- VMCS: Virtual Machine Control Structure
 - Guest-state-area

- VM entry: root operation \rightarrow non-root operation
- ullet VM exit: non-root operation o root operation
- VMCS: Virtual Machine Control Structure
 - Guest-state-area
 - Host-state-area

- VM entry: root operation → non-root operation
- ullet VM exit: non-root operation o root operation
- VMCS: Virtual Machine Control Structure
 - Guest-state-area
 - Host-state-area
- Entry/Exit loads/safes information using the proper area

• Contains elements comprising the state of the virtual CPU of a VMCS

- Contains elements comprising the state of the virtual CPU of a VMCS
- VM-exit requires loading certain registers (like segment registers, CR3, IRTR...)

Daniel Gruss

- Contains elements comprising the state of the virtual CPU of a VMCS
- VM-exit requires loading certain registers (like segment registers, CR3, IRTR...)
- GSA contains fields for these registers

28

- Contains elements comprising the state of the virtual CPU of a VMCS
- VM-exit requires loading certain registers (like segment registers, CR3, IRTR...)
- GSA contains fields for these registers
- GSA contains fields for other information not readable via registers

- Contains elements comprising the state of the virtual CPU of a VMCS
- VM-exit requires loading certain registers (like segment registers, CR3, IRTR...)
- GSA contains fields for these registers
- GSA contains fields for other information not readable via registers
 - e.g. interruptability state

Natural-Width fields.
16-bits fields.

CopyLeft 2017, @Noteworthy (Intel Manuel of July 2017)

32-bits fields.

32-bits fields.64-bits fields.

GUEST STATE AREA

CR0	CR3					CR4			
DR7									
RSP	RIP					RFLAGS			
CS	Selector	Base Address			Segment Limit				Access Right
SS	Selector	В	ase Ad	dress	Segment Limit			Access Right	
DS	Selector	В	ase Ad	Address Segm		gmen	ment Limit		Access Right
ES	Selector	В	ase Ad	dress	Segment Limit				Access Right
FS	Selector	Selector Base Address			Segment Limit				Access Right
GS	Selector	Selector Base Address			Segment Limit				Access Right
LDTR	Selector	Selector Ba			se Address Segr		gment Limit		Access Right
TR	Selector	Selector		Base Address		Segment Limit			Access Right
GDTR	Selector	В	Base Address			Segment Limit			Access Right
IDTR	Selector	В	Base Address			Segment Limit			Access Right
IA32_DEBUGCTL	GCTL IA32_SYSENTER_CS IA32_SYSENTER_ESP IA32_SYSENTER_EIP							SENTER_EIP	
IA32_PERF_GLOBAL_CTRL IA32_PAT IA32_EFER IA32_BNDCFGS						BNDCFGS			
SMBASE									
Activity state Interruptibility state									
Pending debug exceptions									
VMCS link pointer									
VMX-preemption timer value									
Page-directory-pointer-table entries PDPTE0 PDPTE1 PDPTE2						PDPTE3			

Guest interrupt status PML index

11031 STATE AREA								
CRO		CR3	CR4					
	RSP		RIP					
CS		Selector	Selector					
SS		Selector	elector					
DS		Selector	Selector					
ES	Selector							
FS	Selector Base Address							
GS	Selector		Base Address					

IA32_SYSENTER_ESP

IA32 PAT

Base Address

IA32_SYSENTER_EIP

IA32 EFER

Base Address

Base Address

TR

GDTR

IDTR

IA32 SYSENTER CS

IA32 PERF GLOBAL CTRL

Selector

HOST STATE AREA

• Addressed using physical addresses

- Addressed using physical addresses
- not part of guest address space

- Addressed using physical addresses
- not part of guest address space
- hypervisor may run in different address space as guest (CR3 part of state)

29

- Addressed using physical addresses
- not part of guest address space
- hypervisor may run in different address space as guest (CR3 part of state)
- VM-exits leave detailed information on reason for exit in VMCS

- Addressed using physical addresses
- not part of guest address space
- hypervisor may run in different address space as guest (CR3 part of state)
- VM-exits leave detailed information on reason for exit in VMCS
 - exit reason

- Addressed using physical addresses
- not part of guest address space
- hypervisor may run in different address space as guest (CR3 part of state)
- VM-exits leave detailed information on reason for exit in VMCS
 - exit reason
 - exit qualification

	Save debug controls	Host ad	ldress space size	Load IA32_PERF_GLOBAL_CTRL			
/M-Exit Controls	Acknowledge interrupt on exit		e IA32_PAT	Load IA32_PAT		ave IA32_EFER	Load IA32_EFER
	Save VMX preemption timer	Clear IA32_BNDCFGS			Conceal VM exits from Intel PT		
***************************************	1/0.4 - 1/ 0.4CD - 1	VAA - '' AACD					

I/O RCX

VM-Exit Controls for MSRs

Basic VM-Exit

Information

VM Exits Due to Vectored Events

VM Exits That Occur During Event Delivery

VM Exits Due to Instruction Execution

5	VIVI-exit IVISK-store count	V
	VM-exit MSR-load count	V
	\/M-F>	(IT INFORMATION

M-exit MSR-store address /M-exit MSR-load address

-EXIT INFORMATION FIELDS Exit reason Guest-linear address

VM-instruction error field

VM-EXIT CONTROL FIELDS

Exit qualification

Guest-physical address

VM-exit interruption information VM-exit interruption error code IDT-vectoring error code

IDT-vectoring information VM-exit instruction length

VM-exit instruction information I/O RSI I/O RDI I/O RIP

www.tugraz.at

• Example: MOV CR

www.tugraz.at

• Example: MOV CR

• Exit reason: "control register access"

30

• Example: MOV CR

• Exit reason: "control register access"

• Exit qualification:

Daniel Gruss

- Example: MOV CR
- Exit reason: "control register access"
- Exit qualification:
 - which CR

30

- Example: MOV CR
- Exit reason: "control register access"
- Exit qualification:
 - which CR
 - direction (Rx \rightarrow CR or CR \rightarrow Rx)

Daniel Gruss

- Example: MOV CR
- Exit reason: "control register access"
- Exit qualification:
 - which CR
 - direction (Rx \rightarrow CR or CR \rightarrow Rx)
 - register used

CONTROL FIELDS										
Pin-Based VM-	External-interrupt exiting				NMI exiting				Virtual NMIs	
Execution Controls	Activate VMX-preemption timer					Process posted interrupts				
		Interrupt-wi	ndow exitir	ng		Use TSC offsetting				
Primary processor-	H	ILT exiting	INVL	LPG exiting M		MWAIT exiting		RDPMC exiting		
based	RE	TSC exiting	CR3-	3-load exiting		CR3-store exi	ting	CR8-load exiting		
VM-execution	CR8	-store exiting	Use TPR shadow		NMI-window exiting			MOV-DR exiting		
controls	Unconditional I/O exiting		Use I	Use I/O biti		Monitor trap		flag Use MSR bitmaps		
		MONITOR exiting	g		PAUS	E exitir	exiting Activa		ate secondary controls	
	Virtualize APIC accesses		En	Enable Ef		Descriptor-table		exiting	Enable RDTSCP	
Casandami	Virtual	ze x2APIC mode	Enable VP		PID	WBINVD exit		ing	Unrestricted guest	
Secondary processor-based	APIC-register virtualization				Virtual-interrupt delivery		delivery	P.A	AUSE-loop exiting	
VM-execution	RDRAND exiting Er			Enable INVPCID		En	Enable VM functions		VMCS shadowing	
controls	Enable ENCLS exiting RI			RDSEED exiting		Enable PML			EPT-violation #VE	
CONTROLS	Conceal VMX non-root operation from				ntel PT	·				
	Mode-based execute control fo				for EPT			Use TSC scaling		
Exception Bitmap				I/O-Bitmap Addresses			TSC-offset			
Guest/Host Masks for CRO Guest/Host		Guest/Host M	lasks for CF	Read S	Read Shadows for CR0		Read Shadows for CR4			
CR3-target value 0	CR	3-target value 1	CR3-ta	arget v	value 2	CI	CR3-target value 3		CR3-target count	
		APIC-access add	ress		Virtual-	APIC ad	dress		TPR threshold	
APIC Virtualization	EO	EOI-exit bitmap 0 EOI-ex		xit bitmap 1 E		EOI-exit bitmap 2		EOI-exit bitmap 3		
	Posted-interrupt notification vec				tor	Posted-interrupt descrip			scriptor address	
Read bitmap for low MSRs Read bitmap		or high MSRs		Write bit	map for low MSRs		Write bitmap for low MSRs			
Executive-VMCS Pointer Ext			Extended	Extended-Page-Table Poi		nter Virtual-Proce			essor Identifier	
PLE_Gap PLE_Window		VM-fun	VM-function conti		VMREAD bitmap		VMWRITE bitmap			
ENCLS-exiting bitmap					PML address					
Virtualization-excepti	EPTP index			XSS-exiting bitmap						

• Virtualization Hardware Extensions for Intel and AMD

- Virtualization Hardware Extensions for Intel and AMD
- $\rightarrow\,$ substantially lower overheads for VMs

- Virtualization Hardware Extensions for Intel and AMD
- $\rightarrow\,$ substantially lower overheads for VMs
- \rightarrow better isolation

- Virtualization Hardware Extensions for Intel and AMD
- ightarrow substantially lower overheads for VMs
- \rightarrow better isolation
- ightarrow IaaS VMs become widely used

• Support for interrupt-virtualization

- Support for interrupt-virtualization
 - VM-exit with every external interrupt (cannot be masked by guest)

32

- Support for interrupt-virtualization
 - VM-exit with every external interrupt (cannot be masked by guest)
 - VM-exit when guest-OS ready to accept interrupts (EFLAGS.IF==1)

Daniel Gruss

- Support for interrupt-virtualization
 - VM-exit with every external interrupt (cannot be masked by guest)
 - VM-exit when guest-OS ready to accept interrupts (EFLAGS.IF==1)
- Support for CR0 and CR4-virtualization

- Support for interrupt-virtualization
 - VM-exit with every external interrupt (cannot be masked by guest)
 - VM-exit when guest-OS ready to accept interrupts (EFLAGS.IF==1)
- Support for CR0 and CR4-virtualization
 - VM-exit with any change of these registers

- Support for interrupt-virtualization
 - VM-exit with every external interrupt (cannot be masked by guest)
 - VM-exit when guest-OS ready to accept interrupts (EFLAGS.IF==1)
- Support for CR0 and CR4-virtualization
 - VM-exit with any change of these registers
 - can be set on which bits this shall happen

• Address Space Compression

- Address Space Compression
 - change of address space with any switch guest/hypervisor

- Address Space Compression
 - change of address space with any switch guest/hypervisor
 - guest owns full virtual address space

- Address Space Compression
 - change of address space with any switch guest/hypervisor
 - guest owns full virtual address space
- Ring Problems, SYSENTER/SYSEXIT

- Address Space Compression
 - change of address space with any switch guest/hypervisor
 - guest owns full virtual address space
- Ring Problems, SYSENTER/SYSEXIT
 - Guest can now run in ring 0

• Non-faulting Access to Privileged State

- Non-faulting Access to Privileged State
 - access raise fault into hypervisor

- Non-faulting Access to Privileged State
 - access raise fault into hypervisor
- Hidden State

- Non-faulting Access to Privileged State
 - access raise fault into hypervisor
- Hidden State
 - Saved into VMCS

• Hypervisor uses virtual memory

Hypervisor and Virtual Memory

- Hypervisor uses virtual memory
- guest OS uses virtual memory


- Hypervisor uses virtual memory
- guest OS uses virtual memory
- hardware supports page tables

- Hypervisor uses virtual memory
- guest OS uses virtual memory
- hardware supports page tables
- how does this work?

- Hypervisor uses virtual memory
- guest OS uses virtual memory
- hardware supports page tables
- how does this work?
 - shadow page tables

- Hypervisor uses virtual memory
- guest OS uses virtual memory
- hardware supports page tables
- how does this work?
 - shadow page tables
 - hardware support

Virtual Memory




All problems in computer science can be solved by another level of indirection.


All problems in computer science can be solved by another level of indirection.

But that usually will create another problem.


David Wheeler


Paging







and in 64 bit...








Page Tables



75



• merges both page tables into one that the HW uses

Shadow Page Table

- merges both page tables into one that the HW uses
- when guest changes own page table

Shadow Page Table

- merges both page tables into one that the HW uses
- when guest changes own page table
 - Hypervisor has to catch access

- merges both page tables into one that the HW uses
- when guest changes own page table
 - Hypervisor has to catch access
 - update shadow page table

• when HW changes shadow page table


- when HW changes shadow page table
- update guest PT


- when HW changes shadow page table
- update guest PT
 - expensive!

- when HW changes shadow page table
- update guest PT
 - expensive!
 - page faults caught by hypervisor

- when HW changes shadow page table
- update guest PT
 - expensive!
 - page faults caught by hypervisor
 - must run through guest PTs

- when HW changes shadow page table
- update guest PT
 - expensive!
 - page faults caught by hypervisor
 - must run through guest PTs
 - must emulate accessed and modified bits for guest








"guest page walk"


• lots of memory accesses....


- lots of memory accesses....
- but how many exactly?















And Combined



max. number of memory accesses per address translation

• 5 on guest level

... and combined ...

www.tugraz.at

max. number of memory accesses per address translation


- 5 on guest level
- each induces 5 on host level

... and combined ...

www.tugraz.at

max. number of memory accesses per address translation

- 5 on guest level
- each induces 5 on host level
- makes 25!



Performance

• depending on application: 3.9-4.6 times slower

Performance

• depending on application: 3.9-4.6 times slower

• but: TLB

www.tugraz.at

• EPT only used if VM active

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer
 - differentiate TLB-entries of different VMs

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer
 - differentiate TLB-entries of different VMs
 - TLB-flush per guest possible

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer
 - differentiate TLB-entries of different VMs
 - TLB-flush per guest possible
- VPID: virtual processor ID

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer
 - differentiate TLB-entries of different VMs
 - TLB-flush per guest possible
- VPID: virtual processor ID
 - unique value for each VM

- EPT only used if VM active
- Translations tagged in TLB with EPT base pointer
 - differentiate TLB-entries of different VMs
 - TLB-flush per guest possible
- VPID: virtual processor ID
 - unique value for each VM
 - \bullet translations tagged in TLB using VPID

S A EPT EPT Reserved Address of EPT PML4 table Rsvd. S / PWL - PS	EPTP ³
Reserved Address of EPT PML4 table Rsvd. S A EPT EPT S / PWL-PS D 1 MT	EPIP
Ignored Rsvd. Address of EPT page-directory-pointer table $\begin{vmatrix} g X & $	PML4E present
S V Ignored Q Q Q	PML4E not presen
S V Ign S Ignored Rsvd. Physical address of 1 GB page Reserved Ig X D A 1 P EPT X W R	PDPTE 1GB page
Ignored Rsvd. Address of EPT page directory $\begin{bmatrix} g \ X \ g \ n, \ U \ n, \ A \end{bmatrix}$ Rsvd. $\begin{bmatrix} X \ W \ R \end{bmatrix}$	PDPTE page director
S V Ignored E	PDTPE not presen
S S S Ignored Rsvd. Physical address Reserved Ig X D A 1 P EPT X W R S S S S S S S S S	PDE: 2MB page
Ignored Rsvd. Address of EPT page table $\begin{vmatrix} g & X & g \\ n, U & n, A & \underline{0} \end{vmatrix}$ Rsvd. $\begin{vmatrix} X & w \\ x & w \end{vmatrix}$ Rsvd. $\begin{vmatrix} X & w$	PDE: page table
S V Ignored Ω	PDE: not presen
S g P S Ignored Rsvd. Physical address of 4KB page Ig X D A I P EPT KW R	PTE: 4KB page
S V Ignored Q Q Q	PTE: not presen

Figure 28-1. Formats of EPTP and EPT Paging-Structure Entries

1. Enable VMX via CR4

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction
- 3. Allocate an MSR Bitmap region (we don't want a trap for all MSRs)

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction
- 3. Allocate an MSR Bitmap region (we don't want a trap for all MSRs)
- 4. Use VMCLEAR instruction

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction
- 3. Allocate an MSR Bitmap region (we don't want a trap for all MSRs)
- 4. Use VMCLEAR instruction
- 5. Execute VMPTRLD to make a VMCS the "current VMCS"

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction
- 3. Allocate an MSR Bitmap region (we don't want a trap for all MSRs)
- 4. Use VMCLEAR instruction
- 5. Execute VMPTRLD to make a VMCS the "current VMCS"
- 6. Allocate a VMCS region and set up the VMCS (using VMWRITES)

- 1. Enable VMX via CR4
- 2. Allocate a VMXON region and use the VMXON instruction
- 3. Allocate an MSR Bitmap region (we don't want a trap for all MSRs)
- 4. Use VMCLEAR instruction
- 5. Execute VMPTRLD to make a VMCS the "current VMCS"
- 6. Allocate a VMCS region and set up the VMCS (using VMWRITES)
- 7. Use the VMLAUNCH

Similar problem as with Userspace-Kernelspace Isolation:

1. user needs help for some operations (e.g., HW interaction)

Similar problem as with Userspace-Kernelspace Isolation:

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!
- 2. What about VMs?

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!
- 2. What about VMs?
- 3. Same concept different level:

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!
- 2. What about VMs?
- 3. Same concept different level:
- ightarrow Hypercalls!

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!
- 2. What about VMs?
- 3. Same concept different level:
- ightarrow Hypercalls!

- 1. user needs help for some operations (e.g., HW interaction)
- \rightarrow can use a syscall!
- 2. What about VMs?
- 3. Same concept different level:
- \rightarrow Hypercalls! via the ${\tt vmcall}$ instruction

• Full virtualization often not needed

- Full virtualization often not needed
- Serverless / Edge Computing (it's still a form of cloud computing)

- Full virtualization often not needed
- Serverless / Edge Computing (it's still a form of cloud computing)
- ullet Virtualization is not for free o why not skip it and just use OS level isolation?


- Full virtualization often not needed
- Serverless / Edge Computing (it's still a form of cloud computing)
- Virtualization is not for free \rightarrow why not skip it and just use OS level isolation?
- ullet Context switches between processes are expensive o why not skip process isolation and just use language-level isolation?

Cloud Operating Systems \rightarrow Hardware-assisted virtualization






Talk to your kids about hypervisors...before someone else does







PARENTS: TALK TO YOUR KIDS ABOUT HYPERVISORS... BEFORE SOMEBODY ELSE DOES.











• Seminar-style

CloudOS: the third time

www.tugraz.at

- Seminar-style
- You code

CloudOS: the third time

- Seminar-style
- You code
- You plan

60

CloudOS: the third time

www.tugraz.at

- Seminar-style
- You code
- You plan
- You present

Daniel Gruss, Andreas Kogler, Fabian Rauscher, Sudheendra Neela

• 100 P. = 100%

- 100 P. = 100%
- 87.5 P. \rightarrow 1

- 100 P. = 100%
- \bullet 87.5 P. \rightarrow 1
- 75 P. \rightarrow 2

- 100 P. = 100%
- 87.5 P. \rightarrow 1
- 75 P. \rightarrow 2
- $\bullet \ 62.5 \ P. \rightarrow 3$

- 100 P. = 100%
- 87.5 P. $\to 1$
- $\bullet \ 75 \ P. \rightarrow 2$
- 62.5 P. → 3
- 50 P. \rightarrow 4

ullet 10 participants ightarrow 2-3 teams with each 4 participants (default)

- 10 participants \rightarrow 2-3 teams with each 4 participants (default)
- 5 ECTS = 500h with 125h per team member

- 10 participants \rightarrow 2-3 teams with each 4 participants (default)
- 5 ECTS = 500h with 125h per team member
- Team of 3? Same effort but +5 points

- ullet 10 participants o 2-3 teams with each 4 participants (default)
- 5 ECTS = 500h with 125h per team member
- Team of 3? Same effort but +5 points
- Team of 2? Same effort but +10 points

- 10 participants \rightarrow 2-3 teams with each 4 participants (default)
- 5 ECTS = 500h with 125h per team member
- Team of 3? Same effort but +5 points
- Team of 2? Same effort but +10 points
- ightarrow send us your registration until Friday March 10

www.tugraz.at

• Deadlines: Friday 23:59

• Deadlines: Friday 23:59

• Grace Period: 48 hours but no support

• 24.3. Structure Setup Estimated Team Effort: 125h, Points: 5P. **Timeline & Deadlines**

- 24.3. Structure Setup Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. → AG1

- 24.3. Structure Setup
 Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. → AG1
- 5.5. Interrupt + Emulate PIC + Public Feature Bidding Estimated Team Effort: 100h, Points: 5P.

- 24.3. Structure Setup Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. → AG1
- 5.5. Interrupt + Emulate PIC + Public Feature Bidding Estimated Team Effort: 100h, Points: 5P.
- 26.5. Boot Guest SWEB Shell + Virtualize Disk + Private Feature Bidding Estimated Team Effort: 75h, Points: 35P. → AG2

- 24.3. Structure Setup
 Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. \rightarrow AG1
- 5.5. Interrupt + Emulate PIC + Public Feature Bidding Estimated Team Effort: 100h, Points: 5P.
- 26.5. Boot Guest SWEB Shell + Virtualize Disk + Private Feature Bidding Estimated Team Effort: 75h, Points: 35P. → AG2
- 2.6. Feature PoC in Booted Guest SWEB Estimated Team Effort: 75h, Points: 10P.

- 24.3. Structure Setup
 Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. → AG1
- 5.5. Interrupt + Emulate PIC + Public Feature Bidding Estimated Team Effort: 100h, Points: 5P.
- 26.5. Boot Guest SWEB Shell + Virtualize Disk + Private Feature Bidding Estimated Team Effort: 75h. Points: 35P. → AG2
- 2.6. Feature PoC in Booted Guest SWEB Estimated Team Effort: 75h, Points: 10P.
- \bullet 16.6. Feature Implementation Done + Final Presentation and Demo in Booted Guest SWEB

Estimated Team Effort: 75h, Points: 30P. \rightarrow AG3

- 24.3. Structure Setup
 Estimated Team Effort: 125h, Points: 5P.
- 21.4. Executing Guest Code + Video Output Estimated Team Effort: 125h, Points: 15P. \rightarrow AG1
- 5.5. Interrupt + Emulate PIC + Public Feature Bidding Estimated Team Effort: 100h, Points: 5P.
- 26.5. Boot Guest SWEB Shell + Virtualize Disk + Private Feature Bidding Estimated Team Effort: 75h, Points: 35P. → AG2
- 2.6. Feature PoC in Booted Guest SWEB Estimated Team Effort: 75h, Points: 10P.
- 16.6. Feature Implementation Done + Final Presentation and Demo in Booted Guest SWEB
 Estimated Team Effort: 75h, Points: 30P. → AG3
- 16.6. Successful Live Presentation at 21:00, Bonus Points: 5P.