Rambus
As a Principal Verification Engineer, the candidate will be reporting to the VP of Engineering and is a Full Time position. The candidate will be part of a design team for the new high performance DDR5 family of products such as Power Management IC (PMIC), SPD Hub(s), Temperature Sensor (TS) as well as other new memory technologies to help grow the business for the Memory Interface Chip Business Unit.
For additional details and the most recent updates, hit “Apply for job”
