Heterogeneous Systolic Array Architecture for Compact CNNs Hardware Accelerators | IEEE Journals & Magazine | IEEE Xplore