Skip to main content
Springer Nature Link
Log in

Microprocessor design verification

  • Published:
Journal of Automated Reasoning Aims and scope Submit manuscript

Abstract

The verification of a microprocessor design has been accomplished using a mechanical theorem prover. This microprocessor, the FM8502, is a 32-bit general-purpose, von Neumann processor whose design-level (gate-level) specification has been verified with respect to its instruction-level specification. Both specifications were written in the Boyer—Moore logic, and the proof of correctness was carried out with the Boyer—Moore theorem prover.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. Bevier, W. R., Hunt, W. A. Jr, and Young, W. D., ‘Toward verified execution environments’, In Proceedings of the 1987 Symposium on Security and Privacy, IEEE, 1987.

  2. Boyer, R. S. and Moore, J S., A Computational Logic Handbook, Academic Press, New York, 1988.

    Google Scholar 

  3. Cohn, A., ‘The notion of proof in hardware verification’, J. Automated Reasoning 5, 127–139 (1989).

    Google Scholar 

  4. Gordon, M., ‘Why higher-order logic is a good formalism for specifying and verifying hardware’, Technical Report 77, Univ. of Cambridge, Computer Laboratory, 1985.

  5. Gordon, M., ‘HOL: A proof generating system for higher-order logic’, Technical Report 103, Univ. of Cambridge, Computer Laboratory, 1987.

  6. Hunt, W. A. Jr, ‘FM8501: A verified microprocessor’, PhD Thesis, Univ. of Texas at Austin, December, 1985. Also available through Computational Logic, Inc., Suite 290, 1717 West Sixth Street, Austin, TX 78703.

  7. Hunt, W. A. Jr, ‘The mechanical verification of a microprocessor design’, in From HDL Descriptions to Guaranteed Correct Circuit Designs (ed. D. Borrione), North Holland, pp. 89–132, 1987.

  8. Joyce, Jeffrey J., ‘Formal specification and veification of asynchronous processes in higher-order logic’, Technical Report 136, Univ. of Cambridge, Computer Laboratory, 1988.

  9. Gordon, M., ‘LCF-LSM’, Technical Report 41, Univ. of Cambridge, Computer Laboratory, 1981.

Download references

Author information

Authors and Affiliations

  1. Computational Logic, Inc., 1717 West Sixth Street, Suite 290, 78703-4776, Austin, TX, U.S.A.

    Warren A. Hunt Jr

Authors
  1. Warren A. Hunt Jr
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hunt, W.A. Microprocessor design verification. J Autom Reasoning 5, 429–460 (1989). https://doi.org/10.1007/BF00243132

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00243132

Key words

Search

Navigation