default search action

combined dblp search
author search
venue search
publication search

ask others

Alwin Zulehner

> Home > Persons

Person information

affiliation: Johannes Kepler University Linz, Austria

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2021
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HillmichZW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HillmichZW21
Stefan Hillmich, Alwin Zulehner, Robert Wille:
Exploiting Quantum Teleportation in Quantum Circuit Mapping. ASP-DAC 2021: 792-797
2020
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/ThangkhiewZWDS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ThangkhiewZWDS20
Phrangboklang Lyngton Thangkhiew, Alwin Zulehner, Robert Wille, Kamalika Datta, Indranil Sengupta:
An efficient memristor crossbar architecture for mapping Boolean functions using Binary Decision Diagrams (BDD). Integr. 71: 125-133 (2020)
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/NiemannZDW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/NiemannZDW20
Philipp Niemann, Alwin Zulehner, Rolf Drechsler, Robert Wille:
Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 4657-4668 (2020)
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tetc/CuiSZWWDK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/CuiSZWWDK20
Xiaotong Cui, Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Kaijie Wu, Rolf Drechsler, Ramesh Karri:
On the Difficulty of Inserting Trojans in Reversible Computing Architectures. IEEE Trans. Emerg. Top. Comput. 8(4): 960-972 (2020)
[c24]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HillmichZW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HillmichZW20
Stefan Hillmich, Alwin Zulehner, Robert Wille:
Concurrency in DD-based Quantum Circuit Simulation. ASP-DAC 2020: 115-120
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZulehnerHMW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZulehnerHMW20
Alwin Zulehner, Stefan Hillmich, Igor L. Markov, Robert Wille:
Approximation of Quantum States Using Decision Diagrams. ASP-DAC 2020: 121-126
[p2]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - series/lncs/ZulehnerW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/lncs/ZulehnerW20
Alwin Zulehner, Robert Wille:
Simulation and Design of Quantum Circuits. Selected Results of the COST Action IC1405 2020: 60-82

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/SaeedMZWK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/SaeedMZWK19
Samah Mohamed Saeed, Nithin Mahendran, Alwin Zulehner, Robert Wille, Ramesh Karri:
Identification of Synthesis Approaches for IP/IC Piracy of Reversible Circuits. ACM J. Emerg. Technol. Comput. Syst. 15(3): 23:1-23:17 (2019)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZulehnerW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZulehnerW19
Alwin Zulehner, Robert Wille:
Advanced Simulation of Quantum Computations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5): 848-859 (2019)
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZulehnerPW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZulehnerPW19
Alwin Zulehner, Alexandru Paler, Robert Wille:
An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(7): 1226-1236 (2019)
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SaeedZWDK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SaeedZWDK19
Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Rolf Drechsler, Ramesh Karri:
Reversible Circuits: IC/IP Piracy Attacks and Countermeasures. IEEE Trans. Very Large Scale Integr. Syst. 27(11): 2523-2535 (2019)
[c22]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZulehnerW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZulehnerW19
Alwin Zulehner, Robert Wille:
Compiling SU(4) quantum circuits to IBM QX architectures. ASP-DAC 2019: 185-190
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZulehnerD0W19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZulehnerD0W19
Alwin Zulehner, Kamalika Datta, Indranil Sengupta, Robert Wille:
A staircase structure for scalable and efficient synthesis of memristor-aided logic. ASP-DAC 2019: 237-242
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZulehnerFW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZulehnerFW19
Alwin Zulehner, Michael P. Frank, Robert Wille:
Design automation for adiabatic circuits. ASP-DAC 2019: 669-674
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WilleBZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WilleBZ19
Robert Wille, Lukas Burgholzer, Alwin Zulehner:
Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations. DAC 2019: 142
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerW19
Alwin Zulehner, Robert Wille:
Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations. DATE 2019: 90-95
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerNDW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerNDW19
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
Accuracy and Compactness in Decision Diagrams for Quantum Computation. DATE 2019: 280-283
[c16]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ZulehnerHW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ZulehnerHW19
Alwin Zulehner, Stefan Hillmich, Robert Wille:
How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing. ICCAD 2019: 1-7
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ZulehnerNDW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ZulehnerNDW19
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
One Additional Qubit is Enough: Encoded Embeddings for Boolean Components in Quantum Circuits. ISMVL 2019: 1-6
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/ZulehnerBW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/ZulehnerBW19
Alwin Zulehner, Hartwig Bauer, Robert Wille:
Evaluating the Flexibility of A* for Mapping Quantum Circuits. RC 2019: 171-190
[p1]
- view
  - electronic edition @ gi.de (open access)
  - no references & citations available
- export record
  dblp key:
  - series/gidiss/Zulehner19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/gidiss/Zulehner19
Alwin Zulehner:
Entwurfsautomatisierung für Quantencomputer. Ausgezeichnete Informatikdissertationen 2019: 249-258
[i7]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-1906-02352
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1906-02352
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
One Additional Qubit is Enough: Encoded Embeddings for Boolean Components in Quantum Circuits. CoRR abs/1906.02352 (2019)
[i6]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-1911-12691
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1911-12691
Alwin Zulehner, Stefan Hillmich, Robert Wille:
How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing. CoRR abs/1911.12691 (2019)
2018
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZulehnerW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZulehnerW18
Alwin Zulehner, Robert Wille:
One-Pass Design of Reversible Circuits: Combining Embedding and Synthesis for Reversible Logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(5): 996-1008 (2018)
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZulehnerW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZulehnerW18
Alwin Zulehner, Robert Wille:
Exploiting coding techniques for logic synthesis of reversible circuits. ASP-DAC 2018: 670-675
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerPW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerPW18
Alwin Zulehner, Alexandru Paler, Robert Wille:
Efficient mapping of quantum circuits to the IBM QX architectures. DATE 2018: 1135-1138
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerW18
Alwin Zulehner, Robert Wille:
Pushing the number of qubits below the "minimum": Realizing compact boolean components for quantum logic. DATE 2018: 1179-1182
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SaeedCZWD0K18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SaeedCZWD0K18
Samah Mohamed Saeed, Xiaotong Cui, Alwin Zulehner, Robert Wille, Rolf Drechsler, Kaijie Wu, Ramesh Karri:
IC/IP piracy assessment of reversible logic. ICCAD 2018: 5
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ZulehnerRDSW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ZulehnerRDSW18
Alwin Zulehner, P. Mercy Nesa Rani, Kamalika Datta, Indranil Sengupta, Robert Wille:
Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-Valued Logic. ISMVL 2018: 115-120
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/ZulehnerW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/ZulehnerW18
Alwin Zulehner, Robert Wille:
QMDD-Based One-Pass Design of Reversible Logic: Exploring the Available Degree of Freedom (Work-in-Progress Report). RC 2018: 244-250
[i5]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-1806-07241
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1806-07241
Alexandru Paler, Alwin Zulehner, Robert Wille:
NISQ circuit compilers: search space structure and heuristics. CoRR abs/1806.07241 (2018)
[i4]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/abs-1809-02421
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1809-02421
Alwin Zulehner, Michael P. Frank, Robert Wille:
Design Automation for Adiabatic Circuits. CoRR abs/1809.02421 (2018)
2017
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerW17
Alwin Zulehner, Robert Wille:
Make it reversible: Efficient embedding of non-reversible functions. DATE 2017: 458-463
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerW17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerW17a
Alwin Zulehner, Robert Wille:
Taking one-to-one mappings for granted: Advanced logic design of encoder circuits. DATE 2017: 818-823
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/SaeedMZWK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/SaeedMZWK17
Samah Mohamed Saeed, Nithin Mahendran, Alwin Zulehner, Robert Wille, Ramesh Karri:
Identifying Reversible Circuit Synthesis Approaches to Enable IP Piracy Attacks. ICCD 2017: 537-540
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ZulehnerW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ZulehnerW17
Alwin Zulehner, Robert Wille:
Skipping Embedding in the Design of Reversible Circuits. ISMVL 2017: 173-178
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/ZulehnerGW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/ZulehnerGW17
Alwin Zulehner, Stefan Gasser, Robert Wille:
Exact Global Reordering for Nearest Neighbor Quantum Circuits Using A ^* ∗. RC 2017: 185-201
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/NiemannZWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/NiemannZWD17
Philipp Niemann, Alwin Zulehner, Robert Wille, Rolf Drechsler:
Efficient Construction of QMDDs for Irreversible, Reversible, and Quantum Functions. RC 2017: 214-231
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/ZulehnerW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/ZulehnerW17
Alwin Zulehner, Robert Wille:
Improving Synthesis of Reversible Circuits: Exploiting Redundancies in Paths and Nodes of QMDDs. RC 2017: 232-247
[i3]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/SaeedCWZ0DK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SaeedCWZ0DK17
Samah Mohamed Saeed, Xiaotong Cui, Robert Wille, Alwin Zulehner, Kaijie Wu, Rolf Drechsler, Ramesh Karri:
Towards Reverse Engineering Reversible Logic. CoRR abs/1704.08397 (2017)
[i2]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/CuiSZWD0K17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/CuiSZWD0K17
Xiaotong Cui, Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Rolf Drechsler, Kaijie Wu, Ramesh Karri:
On the Difficulty of Inserting Trojans in Reversible Computing Architectures. CoRR abs/1705.00767 (2017)
[i1]
- view
  - electronic edition @ arxiv.org (open access)
  - references & citations
- export record
  dblp key:
  - journals/corr/ZulehnerW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/ZulehnerW17
Alwin Zulehner, Robert Wille:
Advanced Simulation of Quantum Computations: Compact Representation Rather than Hardware Power. CoRR abs/1707.00865 (2017)

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.